

```

*****
3041 Wed Feb 26 09:49:36 2014
new/usr/src/pkg/manifests/driver-network-igb.mf
4431 igb support for I354
4616 igb has uninitialized kstats
*****
1 #
2 # CDDL HEADER START
3 #
4 # The contents of this file are subject to the terms of the
5 # Common Development and Distribution License (the "License").
6 # You may not use this file except in compliance with the License.
7 #
8 # You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9 # or http://www.opensolaris.org/os/licensing.
10 # See the License for the specific language governing permissions
11 # and limitations under the License.
12 #
13 # When distributing Covered Code, include this CDDL HEADER in each
14 # file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 # If applicable, add the following below this CDDL HEADER, with the
16 # fields enclosed by brackets "[]" replaced with your own identifying
17 # information: Portions Copyright [yyyy] [name of copyright owner]
18 #
19 # CDDL HEADER END
20 #
21 #
22 #
23 # Copyright (c) 2010, Oracle and/or its affiliates. All rights reserved.
24 # Copyright 2012, Nexenta Systems, Inc. All rights reserved.
25 # Copyright 2014 Pluribus Networks Inc.
26 #
27 #
28 #
29 # The default for payload-bearing actions in this package is to appear in the
30 # global zone only. See the include file for greater detail, as well as
31 # information about overriding the defaults.
32 #
33 <include global_zone_only_component>
34 set name=pkg.fmri value=pkg:/driver/network/igb@$(PKGVERS)
35 set name=pkg.description value="Intel 82575 1Gb PCI Express NIC Driver"
36 set name=pkg.summary value="Intel 82575 1Gb PCI Express NIC Driver"
37 set name=info.classification \
38   value=org.opensolaris.category.2008:Drivers/Networking
39 set name=variant.arch value=$(ARCH)
40 dir path=kernel group=sys
41 dir path=kernel/drv group=sys
42 dir path=kernel/drv/$(ARCH64) group=sys
43 dir path=usr/share/man
44 dir path=usr/share/man/man7d
45 driver name=igb clone_perms="igb 0666 root sys" perms="* 0666 root sys" \
46   alias=pciex8086,10a7 \
47   alias=pciex8086,10a9 \
48   alias=pciex8086,10c9 \
49   alias=pciex8086,10d6 \
50   alias=pciex8086,10e6 \
51   alias=pciex8086,10e7 \
52   alias=pciex8086,10e8 \
53   alias=pciex8086,150a \
54   alias=pciex8086,150d \
55   alias=pciex8086,150e \
56   alias=pciex8086,150f \
57   alias=pciex8086,1510 \
58   alias=pciex8086,1511 \
59   alias=pciex8086,1516 \
60   alias=pciex8086,1518 \

```

```

61   alias=pciex8086,1521 \
62   alias=pciex8086,1522 \
63   alias=pciex8086,1523 \
64   alias=pciex8086,1524 \
65   alias=pciex8086,1526 \
66   alias=pciex8086,1533 \
67   alias=pciex8086,1534 \
68   alias=pciex8086,1535 \
69   alias=pciex8086,1536 \
70   alias=pciex8086,1537 \
71   alias=pciex8086,1538 \
72   alias=pciex8086,1539 \
73   alias=pciex8086,1546 \
74   alias=pciex8086,1f40 \
75   alias=pciex8086,1f41 \
76   alias=pciex8086,1f45 \
77   alias=pciex8086,438
78 file path=kernel/drv/$(ARCH64)/igb group=sys
79 $(i386_ONLY)file path=kernel/drv/igb group=sys
80 file path=kernel/drv/igb.conf group=sys \
81   original_name=SUNWigb:kernel/drv/igb.conf preserve=renamewen
82 file path=usr/share/man/man7d/igb.7d
83 legacy pkg=SUNWigb desc="Intel 82575 1Gb PCI Express NIC Driver" \
84   name="Intel 82575 1Gb PCI Express NIC Driver"
85 license cr_Sun license=cr_Sun
86 license lic_CDDL license=lic_CDDL

```

```

*****
94862 Wed Feb 26 09:49:36 2014
new/usr/src/uts/common/io/e1000api/e1000_82575.c
4431 igb support for I354
4616 igb has uninitialized kstats
*****
1 /*****
3 Copyright (c) 2001-2013, Intel Corporation
4 All rights reserved.
5
6 Redistribution and use in source and binary forms, with or without
7 modification, are permitted provided that the following conditions are met:
8
9 1. Redistributions of source code must retain the above copyright notice,
10 this list of conditions and the following disclaimer.
11
12 2. Redistributions in binary form must reproduce the above copyright
13 notice, this list of conditions and the following disclaimer in the
14 documentation and/or other materials provided with the distribution.
15
16 3. Neither the name of the Intel Corporation nor the names of its
17 contributors may be used to endorse or promote products derived from
18 this software without specific prior written permission.
19
20 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30 POSSIBILITY OF SUCH DAMAGE.
31
32 *****/
33 /*$FreeBSD$*/
34
35 /*
36 * 82575EB Gigabit Network Connection
37 * 82575EB Gigabit Backplane Connection
38 * 82575GB Gigabit Network Connection
39 * 82576 Gigabit Network Connection
40 * 82576 Quad Port Gigabit Mezzanine Adapter
41 * 82580 Gigabit Network Connection
42 * I350 Gigabit Network Connection
43 */
44
45 #include "e1000_api.h"
46 #include "e1000_i210.h"
47
48 static s32 e1000_init_phy_params_82575(struct e1000_hw *hw);
49 static s32 e1000_init_mac_params_82575(struct e1000_hw *hw);
50 static s32 e1000_acquire_phy_82575(struct e1000_hw *hw);
51 static void e1000_release_phy_82575(struct e1000_hw *hw);
52 static s32 e1000_acquire_nvmm_82575(struct e1000_hw *hw);
53 static void e1000_release_nvmm_82575(struct e1000_hw *hw);
54 static s32 e1000_check_for_link_82575(struct e1000_hw *hw);
55 static s32 e1000_get_cfg_done_82575(struct e1000_hw *hw);
56 static s32 e1000_get_link_up_info_82575(struct e1000_hw *hw, u16 *speed,
57 u16 *duplex);
58 static s32 e1000_init_hw_82575(struct e1000_hw *hw);
59 static s32 e1000_phy_hw_reset_sgmi_82575(struct e1000_hw *hw);
60 static s32 e1000_read_phy_reg_sgmi_82575(struct e1000_hw *hw, u32 offset,

```

```

61 u16 *data);
62 static s32 e1000_reset_hw_82575(struct e1000_hw *hw);
63 static s32 e1000_reset_hw_82580(struct e1000_hw *hw);
64 static s32 e1000_read_phy_reg_82580(struct e1000_hw *hw,
65 u32 offset, u16 *data);
66 static s32 e1000_write_phy_reg_82580(struct e1000_hw *hw,
67 u32 offset, u16 *data);
68 static s32 e1000_set_d0_lplu_state_82580(struct e1000_hw *hw,
69 bool active);
70 static s32 e1000_set_d3_lplu_state_82580(struct e1000_hw *hw,
71 bool active);
72 static s32 e1000_set_d0_lplu_state_82575(struct e1000_hw *hw,
73 bool active);
74 static s32 e1000_setup_copper_link_82575(struct e1000_hw *hw);
75 static s32 e1000_setup_serdes_link_82575(struct e1000_hw *hw);
76 static s32 e1000_get_media_type_82575(struct e1000_hw *hw);
77 static s32 e1000_set_sfp_media_type_82575(struct e1000_hw *hw);
78 static s32 e1000_valid_led_default_82575(struct e1000_hw *hw, u16 *data);
79 static s32 e1000_write_phy_reg_sgmi_82575(struct e1000_hw *hw,
80 u32 offset, u16 *data);
81 static void e1000_clear_hw_cntrs_82575(struct e1000_hw *hw);
82 static s32 e1000_acquire_swfw_sync_82575(struct e1000_hw *hw, u16 mask);
83 static s32 e1000_get_pcs_speed_and_duplex_82575(struct e1000_hw *hw,
84 u16 *speed, u16 *duplex);
85 static s32 e1000_get_phy_id_82575(struct e1000_hw *hw);
86 static void e1000_release_swfw_sync_82575(struct e1000_hw *hw, u16 mask);
87 static bool e1000_sgmi_active_82575(struct e1000_hw *hw);
88 static s32 e1000_reset_init_script_82575(struct e1000_hw *hw);
89 static s32 e1000_read_mac_addr_82575(struct e1000_hw *hw);
90 static void e1000_config_collision_dist_82575(struct e1000_hw *hw);
91 static void e1000_power_down_phy_copper_82575(struct e1000_hw *hw);
92 static void e1000_shutdown_serdes_link_82575(struct e1000_hw *hw);
93 static void e1000_power_up_serdes_link_82575(struct e1000_hw *hw);
94 static s32 e1000_set_pcie_completion_timeout(struct e1000_hw *hw);
95 static s32 e1000_reset_mdicnfg_82580(struct e1000_hw *hw);
96 static s32 e1000_validate_nvmm_checksum_82580(struct e1000_hw *hw);
97 static s32 e1000_update_nvmm_checksum_82580(struct e1000_hw *hw);
98 static s32 e1000_update_nvmm_checksum_with_offset(struct e1000_hw *hw,
99 u16 offset);
100 static s32 e1000_validate_nvmm_checksum_with_offset(struct e1000_hw *hw,
101 u16 offset);
102 static s32 e1000_validate_nvmm_checksum_i350(struct e1000_hw *hw);
103 static s32 e1000_update_nvmm_checksum_i350(struct e1000_hw *hw);
104 static void e1000_write_vfta_i350(struct e1000_hw *hw, u32 offset, u32 value);
105 static void e1000_clear_vfta_i350(struct e1000_hw *hw);
106
107 static void e1000_i2c_start(struct e1000_hw *hw);
108 static void e1000_i2c_stop(struct e1000_hw *hw);
109 static s32 e1000_clock_in_i2c_byte(struct e1000_hw *hw, u8 *data);
110 static s32 e1000_clock_out_i2c_byte(struct e1000_hw *hw, u8 *data);
111 static s32 e1000_get_i2c_ack(struct e1000_hw *hw);
112 static s32 e1000_clock_in_i2c_bit(struct e1000_hw *hw, bool *data);
113 static s32 e1000_clock_out_i2c_bit(struct e1000_hw *hw, bool *data);
114 static void e1000_raise_i2c_clk(struct e1000_hw *hw, u32 *i2cctl1);
115 static void e1000_lower_i2c_clk(struct e1000_hw *hw, u32 *i2cctl1);
116 static s32 e1000_set_i2c_data(struct e1000_hw *hw, u32 *i2cctl1, bool *data);
117 static bool e1000_get_i2c_data(u32 *i2cctl1);
118
119 static const u16 e1000_82580_rxpbs_table[] = {
120 36, 72, 144, 1, 2, 4, 8, 16, 35, 70, 140 };
121 #define E1000_82580_RXPBS_TABLE_SIZE \
122 (sizeof(e1000_82580_rxpbs_table)/sizeof(u16))
123
124
125 /**
126 * e1000_sgmi_uses_mdio_82575 - Determine if I2C pins are for external MDIO

```

```

127 * @hw: pointer to the HW structure
128 *
129 * Called to determine if the I2C pins are being used for I2C or as an
130 * external MDIO interface since the two options are mutually exclusive.
131 **/
132 static bool e1000_sgmmii_uses_mdio_82575(struct e1000_hw *hw)
133 {
134     u32 reg = 0;
135     bool ext_mdio = FALSE;
136
137     DEBUGFUNC("e1000_sgmmii_uses_mdio_82575");
138
139     switch (hw->mac.type) {
140     case e1000_82575:
141     case e1000_82576:
142         reg = E1000_READ_REG(hw, E1000_MDIC);
143         ext_mdio = !!(reg & E1000_MDIC_DEST);
144         break;
145     case e1000_82580:
146     case e1000_i350:
147     case e1000_i354:
148     case e1000_i210:
149     case e1000_i211:
150         reg = E1000_READ_REG(hw, E1000_MDICNFG);
151         ext_mdio = !!(reg & E1000_MDICNFG_EXT_MDIO);
152         break;
153     default:
154         break;
155     }
156     return ext_mdio;
157 }
158
159 /**
160 * e1000_init_phy_params_82575 - Init PHY func ptrs.
161 * @hw: pointer to the HW structure
162 **/
163 static s32 e1000_init_phy_params_82575(struct e1000_hw *hw)
164 {
165     struct e1000_phy_info *phy = &hw->phy;
166     s32 ret_val = E1000_SUCCESS;
167     u32 ctrl_ext;
168
169     DEBUGFUNC("e1000_init_phy_params_82575");
170
171     phy->ops.read_i2c_byte = e1000_read_i2c_byte_generic;
172     phy->ops.write_i2c_byte = e1000_write_i2c_byte_generic;
173
174     if (hw->phy.media_type != e1000_media_type_copper) {
175         phy->type = e1000_phy_none;
176         goto out;
177     }
178
179     phy->ops.power_up = e1000_power_up_phy_copper;
180     phy->ops.power_down = e1000_power_down_phy_copper_82575;
181
182     phy->autoneg_mask = AUTONEG_ADVERTISE_SPEED_DEFAULT;
183     phy->reset_delay_us = 100;
184
185     phy->ops.acquire = e1000_acquire_phy_82575;
186     phy->ops.check_reset_block = e1000_check_reset_block_generic;
187     phy->ops.commit = e1000_phy_sw_reset_generic;
188     phy->ops.get_cfg_done = e1000_get_cfg_done_82575;
189     phy->ops.release = e1000_release_phy_82575;
190
191     ctrl_ext = E1000_READ_REG(hw, E1000_CTRL_EXT);

```

```

193     if (e1000_sgmmii_active_82575(hw)) {
194         phy->ops.reset = e1000_phy_hw_reset_sgmmii_82575;
195         ctrl_ext |= E1000_CTRL_I2C_ENA;
196     } else {
197         phy->ops.reset = e1000_phy_hw_reset_generic;
198         ctrl_ext &= ~E1000_CTRL_I2C_ENA;
199     }
200
201     E1000_WRITE_REG(hw, E1000_CTRL_EXT, ctrl_ext);
202     e1000_reset_mdicnfg_82580(hw);
203
204     if (e1000_sgmmii_active_82575(hw) && !e1000_sgmmii_uses_mdio_82575(hw)) {
205         phy->ops.read_reg = e1000_read_phy_reg_sgmmii_82575;
206         phy->ops.write_reg = e1000_write_phy_reg_sgmmii_82575;
207     } else {
208         switch (hw->mac.type) {
209         case e1000_82580:
210         case e1000_i350:
211         case e1000_i354:
212             phy->ops.read_reg = e1000_read_phy_reg_82580;
213             phy->ops.write_reg = e1000_write_phy_reg_82580;
214             break;
215         case e1000_i210:
216         case e1000_i211:
217             phy->ops.read_reg = e1000_read_phy_reg_gs40g;
218             phy->ops.write_reg = e1000_write_phy_reg_gs40g;
219             break;
220         default:
221             phy->ops.read_reg = e1000_read_phy_reg_igp;
222             phy->ops.write_reg = e1000_write_phy_reg_igp;
223         }
224     }
225
226     /* Set phy->phy_addr and phy->id. */
227     ret_val = e1000_get_phy_id_82575(hw);
228
229     /* Verify phy id and set remaining function pointers */
230     switch (phy->id) {
231     case M88E1543_E_PHY_ID:
232     case M88E1512_E_PHY_ID:
233     case I347AT4_E_PHY_ID:
234     case M88E1112_E_PHY_ID:
235     case M88E1340M_E_PHY_ID:
236     case M88E1111_I_PHY_ID:
237         phy->type = e1000_phy_m88;
238         phy->ops.check_polarity = e1000_check_polarity_m88;
239         phy->ops.get_info = e1000_get_phy_info_m88;
240         switch (phy->id) {
241         case I347AT4_E_PHY_ID:
242         case M88E1112_E_PHY_ID:
243         case M88E1340M_E_PHY_ID:
244         case M88E1543_E_PHY_ID:
245         case M88E1512_E_PHY_ID:
246             if (phy->id == I347AT4_E_PHY_ID ||
247                 phy->id == M88E1112_E_PHY_ID ||
248                 phy->id == M88E1340M_E_PHY_ID)
249                 phy->ops.get_cable_length =
250                     e1000_get_cable_length_m88_gen2;
251             else
252                 phy->ops.get_cable_length = e1000_get_cable_length_m88;
253         }
254         phy->ops.force_speed_duplex = e1000_phy_force_speed_duplex_m88;
255         break;
256     case IGP03E1000_E_PHY_ID:
257     case IGP04E1000_E_PHY_ID:

```

```

255     phy->type = e1000_phy_igp_3;
256     phy->ops.check_polarity = e1000_check_polarity_igp;
257     phy->ops.get_info = e1000_get_phy_info_igp;
258     phy->ops.get_cable_length = e1000_get_cable_length_igp_2;
259     phy->ops.force_speed_duplex = e1000_phy_force_speed_duplex_igp;
260     phy->ops.set_d0_lplu_state = e1000_set_d0_lplu_state_82575;
261     phy->ops.set_d3_lplu_state = e1000_set_d3_lplu_state_generic;
262     break;
263 case I82580_I_PHY_ID:
264 case I350_I_PHY_ID:
265     phy->type = e1000_phy_82580;
266     phy->ops.check_polarity = e1000_check_polarity_82577;
267     phy->ops.force_speed_duplex =
268         e1000_phy_force_speed_duplex_82577;
269     phy->ops.get_cable_length = e1000_get_cable_length_82577;
270     phy->ops.get_info = e1000_get_phy_info_82577;
271     phy->ops.set_d0_lplu_state = e1000_set_d0_lplu_state_82580;
272     phy->ops.set_d3_lplu_state = e1000_set_d3_lplu_state_82580;
273     break;
274 case I210_I_PHY_ID:
275     phy->type = e1000_phy_i210;
276     phy->ops.check_polarity = e1000_check_polarity_m88;
277     phy->ops.get_info = e1000_get_phy_info_m88;
278     phy->ops.get_cable_length = e1000_get_cable_length_m88_gen2;
279     phy->ops.set_d0_lplu_state = e1000_set_d0_lplu_state_82580;
280     phy->ops.set_d3_lplu_state = e1000_set_d3_lplu_state_82580;
281     phy->ops.force_speed_duplex = e1000_phy_force_speed_duplex_m88;
282     break;
283 default:
284     ret_val = -E1000_ERR_PHY;
285     goto out;
286 }
287
288 out:
289     return ret_val;
290 }
291
292 /**
293  * e1000_init_nvram_params_82575 - Init NVM func ptrs.
294  * @hw: pointer to the HW structure
295  */
296 s32 e1000_init_nvram_params_82575(struct e1000_hw *hw)
297 {
298     struct e1000_nvram_info *nvram = &hw->nvram;
299     u32 eecd = E1000_READ_REG(hw, E1000_EECD);
300     u16 size;
301
302     DEBUGFUNC("e1000_init_nvram_params_82575");
303
304     size = (u16)((eecd & E1000_EECD_SIZE_EX_MASK) >>
305         E1000_EECD_SIZE_EX_SHIFT);
306     /*
307      * Added to a constant, "size" becomes the left-shift value
308      * for setting word_size.
309      */
310     size += NVM_WORD_SIZE_BASE_SHIFT;
311
312     /* Just in case size is out of range, cap it to the largest
313      * EEPROM size supported
314      */
315     if (size > 15)
316         size = 15;
317
318     nvram->word_size = 1 << size;
319     if (hw->mac.type < e1000_i210) {
320         nvram->opcode_bits = 8;

```

```

321     nvram->delay_usec = 1;
322
323     switch (nvram->override) {
324     case e1000_nvram_override_spi_large:
325         nvram->page_size = 32;
326         nvram->address_bits = 16;
327         break;
328     case e1000_nvram_override_spi_small:
329         nvram->page_size = 8;
330         nvram->address_bits = 8;
331         break;
332     default:
333         nvram->page_size = eecd & E1000_EECD_ADDR_BITS ? 32 : 8;
334         nvram->address_bits = eecd & E1000_EECD_ADDR_BITS ?
335             16 : 8;
336         break;
337     }
338     if (nvram->word_size == (1 << 15))
339         nvram->page_size = 128;
340
341     nvram->type = e1000_nvram_eeeprom_spi;
342 } else {
343     nvram->type = e1000_nvram_flash_hw;
344 }
345
346 /* Function Pointers */
347 nvram->ops.acquire = e1000_acquire_nvram_82575;
348 nvram->ops.release = e1000_release_nvram_82575;
349 if (nvram->word_size < (1 << 15))
350     nvram->ops.read = e1000_read_nvram_eerd;
351 else
352     nvram->ops.read = e1000_read_nvram_spi;
353
354     nvram->ops.write = e1000_write_nvram_spi;
355     nvram->ops.validate = e1000_validate_nvram_checksum_generic;
356     nvram->ops.update = e1000_update_nvram_checksum_generic;
357     nvram->ops.valid_led_default = e1000_valid_led_default_82575;
358
359     /* override generic family function pointers for specific descendants */
360     switch (hw->mac.type) {
361     case e1000_82580:
362         nvram->ops.validate = e1000_validate_nvram_checksum_82580;
363         nvram->ops.update = e1000_update_nvram_checksum_82580;
364         break;
365     case e1000_i350:
366     case e1000_i354:
367         nvram->ops.validate = e1000_validate_nvram_checksum_i350;
368         nvram->ops.update = e1000_update_nvram_checksum_i350;
369         break;
370     default:
371         break;
372     }
373
374     return E1000_SUCCESS;
375 }
376
377 /**
378  * e1000_init_mac_params_82575 - Init MAC func ptrs.
379  * @hw: pointer to the HW structure
380  */
381 static s32 e1000_init_mac_params_82575(struct e1000_hw *hw)
382 {
383     struct e1000_mac_info *mac = &hw->mac;
384     struct e1000_dev_spec_82575 *dev_spec = &hw->dev_spec_82575;
385
386     DEBUGFUNC("e1000_init_mac_params_82575");

```

```

388     /* Derives media type */
389     e1000_get_media_type_82575(hw);
390     /* Set mta register count */
391     mac->mta_reg_count = 128;
392     /* Set uta register count */
393     mac->uta_reg_count = (hw->mac.type == e1000_82575) ? 0 : 128;
394     /* Set rar entry count */
395     mac->rar_entry_count = E1000_RAR_ENTRIES_82575;
396     if (mac->type == e1000_82576)
397         mac->rar_entry_count = E1000_RAR_ENTRIES_82576;
398     if (mac->type == e1000_82580)
399         mac->rar_entry_count = E1000_RAR_ENTRIES_82580;
400     if (mac->type == e1000_i350 || mac->type == e1000_i354)
401     if (mac->type == e1000_i350)
402         mac->rar_entry_count = E1000_RAR_ENTRIES_I350;
403
404     /* Disable EEE default settings for EEE supported devices */
405     /* Enable EEE default settings for EEE supported devices */
406     if (mac->type >= e1000_i350)
407         dev_spec->eee_disable = TRUE;
408
409     /* Allow a single clear of the SW semaphore on I210 and newer */
410     if (mac->type >= e1000_i210)
411         dev_spec->clear_semaphore_once = TRUE;
412
413     /* Set if part includes ASF firmware */
414     mac->asf_firmware_present = TRUE;
415     /* FWSM register */
416     mac->has_fwsm = TRUE;
417     /* ARC supported; valid only if manageability features are enabled. */
418     mac->arc_subsystem_valid =
419         !!(E1000_READ_REG(hw, E1000_FWSM) & E1000_FWSM_MODE_MASK);
420
421     /* Function pointers */
422
423     /* bus type/speed/width */
424     mac->ops.get_bus_info = e1000_get_bus_info_pcie_generic;
425     /* reset */
426     if (mac->type >= e1000_82580)
427         mac->ops.reset_hw = e1000_reset_hw_82580;
428     else
429         mac->ops.reset_hw = e1000_reset_hw_82575;
430     /* hw initialization */
431     mac->ops.init_hw = e1000_init_hw_82575;
432     /* link setup */
433     mac->ops.setup_link = e1000_setup_link_generic;
434     /* physical interface link setup */
435     mac->ops.setup_physical_interface =
436         (hw->phy.media_type == e1000_media_type_copper)
437         ? e1000_setup_copper_link_82575 : e1000_setup_serdes_link_82575;
438     /* physical interface shutdown */
439     mac->ops.shutdown_serdes = e1000_shutdown_serdes_link_82575;
440     /* physical interface power up */
441     mac->ops.power_up_serdes = e1000_power_up_serdes_link_82575;
442     /* check for link */
443     mac->ops.check_for_link = e1000_check_for_link_82575;
444     /* read mac address */
445     mac->ops.read_mac_addr = e1000_read_mac_addr_82575;
446     /* configure collision distance */
447     mac->ops.config_collision_dist = e1000_config_collision_dist_82575;
448     /* multicast address update */
449     mac->ops.update_mc_addr_list = e1000_update_mc_addr_list_generic;
450     if (mac->type == e1000_i350 || mac->type == e1000_i354) {
451     if (mac->type == e1000_i350) {
452         /* writing VFITA */

```

```

450         mac->ops.write_vfta = e1000_write_vfta_i350;
451         /* clearing VFITA */
452         mac->ops.clear_vfta = e1000_clear_vfta_i350;
453     } else {
454         /* writing VFITA */
455         mac->ops.write_vfta = e1000_write_vfta_generic;
456         /* clearing VFITA */
457         mac->ops.clear_vfta = e1000_clear_vfta_generic;
458     }
459     if (hw->mac.type >= e1000_82580)
460         mac->ops.validate_mdi_setting =
461             e1000_validate_mdi_setting_crossover_generic;
462     /* ID LED init */
463     mac->ops.id_led_init = e1000_id_led_init_generic;
464     /* blink LED */
465     mac->ops.blink_led = e1000_blink_led_generic;
466     /* setup LED */
467     mac->ops.setup_led = e1000_setup_led_generic;
468     /* cleanup LED */
469     mac->ops.cleanup_led = e1000_cleanup_led_generic;
470     /* turn on/off LED */
471     mac->ops.led_on = e1000_led_on_generic;
472     mac->ops.led_off = e1000_led_off_generic;
473     /* clear hardware counters */
474     mac->ops.clear_hw_cntrs = e1000_clear_hw_cntrs_82575;
475     /* link info */
476     mac->ops.get_link_up_info = e1000_get_link_up_info_82575;
477     /* acquire SW_FW sync */
478     mac->ops.acquire_swfw_sync = e1000_acquire_swfw_sync_82575;
479     mac->ops.release_swfw_sync = e1000_release_swfw_sync_82575;
480     if (mac->type >= e1000_i210) {
481         mac->ops.acquire_swfw_sync = e1000_acquire_swfw_sync_i210;
482         mac->ops.release_swfw_sync = e1000_release_swfw_sync_i210;
483     }
484
485     /* set lan id for port to determine which phy lock to use */
486     hw->mac.ops.set_lan_id(hw);
487
488     return E1000_SUCCESS;
489 }
490
491 unchanged portion omitted
492
493 /**
494  * e1000_get_phy_id_82575 - Retrieve PHY addr and id
495  * @hw: pointer to the HW structure
496  *
497  * Retrieves the PHY address and ID for both PHY's which do and do not use
498  * sgmi interface.
499  */
500 static s32 e1000_get_phy_id_82575(struct e1000_hw *hw)
501 {
502     struct e1000_phy_info *phy = &hw->phy;
503     s32 ret_val = E1000_SUCCESS;
504     u16 phy_id;
505     u32 ctrl_ext;
506     u32 mdic;
507
508     DEBUGFUNC("e1000_get_phy_id_82575");
509
510     /* some i354 devices need an extra read for phy id */
511     if (hw->mac.type == e1000_i354)
512         e1000_get_phy_id(hw);
513
514     /*
515      * For SGMII PHYs, we try the list of possible addresses until
516      * we find one that works. For non-SGMII PHYs

```

```

641     * (e.g. integrated copper PHYs), an address of 1 should
642     * work. The result of this function should mean phy->phy_addr
643     * and phy->id are set correctly.
644     */
645     if (!e1000_sgmii_active_82575(hw)) {
646         phy->addr = 1;
647         ret_val = e1000_get_phy_id(hw);
648         goto out;
649     }

651     if (e1000_sgmii_uses_mdio_82575(hw)) {
652         switch (hw->mac.type) {
653             case e1000_82575:
654                 case e1000_82576:
655                     mdic = E1000_READ_REG(hw, E1000_MDIC);
656                     mdic &= E1000_MDIC_PHY_MASK;
657                     phy->addr = mdic >> E1000_MDIC_PHY_SHIFT;
658                     break;
659                 case e1000_82580:
660                 case e1000_i350:
661                 case e1000_i354:
662                 case e1000_i210:
663                 case e1000_i211:
664                     mdic = E1000_READ_REG(hw, E1000_MDICNFG);
665                     mdic &= E1000_MDICNFG_PHY_MASK;
666                     phy->addr = mdic >> E1000_MDICNFG_PHY_SHIFT;
667                     break;
668                 default:
669                     ret_val = -E1000_ERR_PHY;
670                     goto out;
671                     break;
672             }
673             ret_val = e1000_get_phy_id(hw);
674             goto out;
675         }

677         /* Power on sgmii phy if it is disabled */
678         ctrl_ext = E1000_READ_REG(hw, E1000_CTRL_EXT);
679         E1000_WRITE_REG(hw, E1000_CTRL_EXT,
680             ctrl_ext & ~E1000_CTRL_EXT_SDP3_DATA);
681         E1000_WRITE_FLUSH(hw);
682         msec_delay(300);

684         /*
685          * The address field in the I2CCMD register is 3 bits and 0 is invalid.
686          * Therefore, we need to test 1-7
687          */
688         for (phy->addr = 1; phy->addr < 8; phy->addr++) {
689             ret_val = e1000_read_phy_reg_sgmii_82575(hw, PHY_ID1, &phy_id);
690             if (ret_val == E1000_SUCCESS) {
691                 DEBUGOUT2("Vendor ID 0x%08X read at address %u\n",
692                     phy_id, phy->addr);
693                 /*
694                  * At the time of this writing, The M88 part is
695                  * the only supported SGMII PHY product.
696                  */
697                 if (phy_id == M88_VENDOR)
698                     break;
699             } else {
700                 DEBUGOUT1("PHY address %u was unreadable\n",
701                     phy->addr);
702             }
703         }

705         /* A valid PHY type couldn't be found. */
706         if (phy->addr == 8) {

```

```

707         phy->addr = 0;
708         ret_val = -E1000_ERR_PHY;
709     } else {
710         ret_val = e1000_get_phy_id(hw);
711     }

713     /* restore previous sfp cage power state */
714     E1000_WRITE_REG(hw, E1000_CTRL_EXT, ctrl_ext);

716 out:
717     return ret_val;
718 }

unchanged_portion_omitted

1218 /**
1219  * e1000_get_pcs_speed_and_duplex_82575 - Retrieve current speed/duplex
1220  * @hw: pointer to the HW structure
1221  * @speed: stores the current speed
1222  * @duplex: stores the current duplex
1223  */
1224  * Using the physical coding sub-layer (PCS), retrieve the current speed and
1225  * duplex, then store the values in the pointers provided.
1226  */
1227  static s32 e1000_get_pcs_speed_and_duplex_82575(struct e1000_hw *hw,
1228                                             u16 *speed, u16 *duplex)
1229  {
1230     struct e1000_mac_info *mac = &hw->mac;
1231     u32 pcs;
1232     u32 status;

1234     DEBUGFUNC("e1000_get_pcs_speed_and_duplex_82575");

1236     /*
1237      * Read the PCS Status register for link state. For non-copper mode,
1238      * the status register is not accurate. The PCS status register is
1239      * used instead.
1240      */
1241     pcs = E1000_READ_REG(hw, E1000_PCS_LSTAT);

1243     /*
1244      * The link up bit determines when link is up on autoneg.
1245      */
1246     if (pcs & E1000_PCS_LSTS_LINK_OK) {
1247         mac->serdes_has_link = TRUE;

1249         /* Detect and store PCS speed */
1250         if (pcs & E1000_PCS_LSTS_SPEED_1000)
1251             *speed = SPEED_1000;
1252         else if (pcs & E1000_PCS_LSTS_SPEED_100)
1253             *speed = SPEED_100;
1254         else
1255             *speed = SPEED_10;

1257         /* Detect and store PCS duplex */
1258         if (pcs & E1000_PCS_LSTS_DUPLEX_FULL)
1259             *duplex = FULL_DUPLEX;
1260         else
1261             *duplex = HALF_DUPLEX;

1263         /* Check if it is an I354 2.5Gb backplane connection. */
1264         if (mac->type == e1000_i354) {
1265             status = E1000_READ_REG(hw, E1000_STATUS);
1266             if ((status & E1000_STATUS_2P5_SKU) &&
1267                 !(status & E1000_STATUS_2P5_SKU_OVER)) {
1268                 *speed = SPEED_2500;
1269                 *duplex = FULL_DUPLEX;

```

```

1270             DEBUGOUT("2500 Mbs, ");
1271             DEBUGOUT("Full Duplex\n");
1272         }
1273     }
1275 } else {
1276     mac->serdes_has_link = FALSE;
1277     *speed = 0;
1278     *duplex = 0;
1279 }
1281     return E1000_SUCCESS;
1282 }
    unchanged portion omitted
1439 /**
1440  * e1000_setup_copper_link_82575 - Configure copper link settings
1441  * @hw: pointer to the HW structure
1442  *
1443  * Configures the link for auto-neg or forced speed and duplex. Then we check
1444  * for link, once link is established calls to configure collision distance
1445  * and flow control are called.
1446  **/
1447 static s32 e1000_setup_copper_link_82575(struct e1000_hw *hw)
1448 {
1449     u32 ctrl;
1450     s32 ret_val;
1451     u32 phpm_reg;
1453     DEBUGFUNC("e1000_setup_copper_link_82575");
1455     ctrl = E1000_READ_REG(hw, E1000_CTRL);
1456     ctrl |= E1000_CTRL_SLU;
1457     ctrl &= ~(E1000_CTRL_FRCDSPD | E1000_CTRL_FRCDPX);
1458     E1000_WRITE_REG(hw, E1000_CTRL, ctrl);
1460     /* Clear Go Link Disconnect bit on supported devices */
1461     switch (hw->mac.type) {
1462     case e1000_82580:
1463     case e1000_i350:
1464     case e1000_i210:
1465     case e1000_i211:
1466         /* Clear Go Link Disconnect bit */
1467         if (hw->mac.type >= e1000_82580) {
1468             phpm_reg = E1000_READ_REG(hw, E1000_82580_PHY_POWER_MGMT);
1469             phpm_reg &= ~E1000_82580_PM_GO_LINKD;
1470             E1000_WRITE_REG(hw, E1000_82580_PHY_POWER_MGMT, phpm_reg);
1471             break;
1472         }
1473     default:
1474         break;
1475     }
1477     ret_val = e1000_setup_serdes_link_82575(hw);
1478     if (ret_val)
1479         goto out;
1481     if (e1000_sgmii_active_82575(hw)) {
1482         /* allow time for SFP cage time to power up phy */
1483         msec_delay(300);
1484     }
1485     ret_val = hw->phy.ops.reset(hw);
1486     if (ret_val) {
1487         DEBUGOUT("Error resetting the PHY.\n");
1488         goto out;
1489     }
1490 }

```

```

1488     switch (hw->phy.type) {
1489     case e1000_phy_i210:
1490     case e1000_phy_m88:
1491         switch (hw->phy.id) {
1492         case I347AT4_E_PHY_ID:
1493         case M88E1112_E_PHY_ID:
1494         case M88E1340M_E_PHY_ID:
1495         case I210_I_PHY_ID:
1496             ret_val = e1000_copper_link_setup_m88_gen2(hw);
1497             break;
1498         default:
1499             ret_val = e1000_copper_link_setup_m88(hw);
1500             break;
1501         }
1502     case e1000_phy_igp_3:
1503         ret_val = e1000_copper_link_setup_igp(hw);
1504         break;
1505     case e1000_phy_82580:
1506         ret_val = e1000_copper_link_setup_82577(hw);
1507         break;
1508     default:
1509         ret_val = -E1000_ERR_PHY;
1510         break;
1511     }
1512 }
1514     if (ret_val)
1515         goto out;
1517     ret_val = e1000_setup_copper_link_generic(hw);
1518 out:
1519     return ret_val;
1520 }
    unchanged portion omitted
2159 /**
2160  * e1000_vmdq_set_anti_spoofing_pf - enable or disable anti-spoofing
2161  * @hw: pointer to the hardware struct
2162  * @enable: state to enter, either enabled or disabled
2163  * @pf: Physical Function pool - do not set anti-spoofing for the PF
2164  *
2165  * enables/disables L2 switch anti-spoofing functionality.
2166  **/
2167 void e1000_vmdq_set_anti_spoofing_pf(struct e1000_hw *hw, bool enable, int pf)
2168 {
2169     u32 reg_val, reg_offset;
2170     u32 dtxswc;
2171     switch (hw->mac.type) {
2172     case e1000_82576:
2173         reg_offset = E1000_DTXSWC;
2174         dtxswc = E1000_READ_REG(hw, E1000_DTXSWC);
2175         if (enable) {
2176             dtxswc |= (E1000_DTXSWC_MAC_SPOOF_MASK |
2177                 E1000_DTXSWC_VLAN_SPOOF_MASK);
2178             /* The PF can spoof - it has to in order to
2179              * support emulation mode NICs */
2180             dtxswc ^= (1 << pf | 1 << (pf +
2181                 E1000_DTXSWC_VLAN_SPOOF_SHIFT));
2182         } else {
2183             dtxswc &= ~(E1000_DTXSWC_MAC_SPOOF_MASK |
2184                 E1000_DTXSWC_VLAN_SPOOF_MASK);
2185         }
2186         E1000_WRITE_REG(hw, E1000_DTXSWC, dtxswc);
2187     case e1000_i350:

```

```

2176     case e1000_i354:
2177         reg_offset = E1000_TXSWC;
2178         break;
2179     default:
2180         return;
2181     }
2182     reg_val = E1000_READ_REG(hw, reg_offset);
2183     if (enable) {
2184         dtxswc = E1000_READ_REG(hw, E1000_TXSWC);
2185         reg_val |= (E1000_DTXSWC_MAC_SPOOF_MASK |
2186                 dtxswc & ~(E1000_DTXSWC_MAC_SPOOF_MASK |
2187                          E1000_DTXSWC_VLAN_SPOOF_MASK));
2188         /* The PF can spoof - it has to in order to
2189          * support emulation mode NICs
2190          */
2191         reg_val ^= (1 << pf | 1 << (pf + MAX_NUM_VFS));
2192         dtxswc ^= (1 << pf | 1 << (pf +
2193                               E1000_DTXSWC_VLAN_SPOOF_SHIFT));
2194     } else {
2195         reg_val &= ~(E1000_DTXSWC_MAC_SPOOF_MASK |
2196                  dtxswc & ~(E1000_DTXSWC_MAC_SPOOF_MASK |
2197                           E1000_DTXSWC_VLAN_SPOOF_MASK));
2198     }
2199     E1000_WRITE_REG(hw, reg_offset, reg_val);
2200     E1000_WRITE_REG(hw, E1000_TXSWC, dtxswc);
2201     default:
2202         break;
2203     }
2204 }
2205
2206 /**
2207  * e1000_vmdq_set_loopback_pf - enable or disable vmdq loopback
2208  * @hw: pointer to the hardware struct
2209  * @enable: state to enter, either enabled or disabled
2210  * enables/disables L2 switch loopback functionality.
2211  */
2212 void e1000_vmdq_set_loopback_pf(struct e1000_hw *hw, bool enable)
2213 {
2214     u32 dtxswc;
2215
2216     switch (hw->mac.type) {
2217     case e1000_82576:
2218         dtxswc = E1000_READ_REG(hw, E1000_DTXSWC);
2219         if (enable)
2220             dtxswc |= E1000_DTXSWC_VMDQ_LOOPBACK_EN;
2221         else
2222             dtxswc &= ~E1000_DTXSWC_VMDQ_LOOPBACK_EN;
2223         E1000_WRITE_REG(hw, E1000_DTXSWC, dtxswc);
2224         break;
2225     case e1000_i350:
2226     case e1000_i354:
2227         dtxswc = E1000_READ_REG(hw, E1000_TXSWC);
2228         if (enable)
2229             dtxswc |= E1000_DTXSWC_VMDQ_LOOPBACK_EN;
2230         else
2231             dtxswc &= ~E1000_DTXSWC_VMDQ_LOOPBACK_EN;
2232         E1000_WRITE_REG(hw, E1000_TXSWC, dtxswc);
2233         break;
2234     default:
2235         /* Currently no other hardware supports loopback */
2236         break;
2237     }
2238 }

```

unchanged_portion_omitted

```

2717 /**
2718  * e1000_set_eee_i354 - Enable/disable EEE support
2719  * @hw: pointer to the HW structure
2720  *
2721  * Enable/disable EEE legacy mode based on setting in dev_spec structure.
2722  */
2723 s32 e1000_set_eee_i354(struct e1000_hw *hw)
2724 {
2725     struct e1000_phy_info *phy = &hw->phy;
2726     s32 ret_val = E1000_SUCCESS;
2727     u16 phy_data;
2728
2729     DEBUGFUNC("e1000_set_eee_i354");
2730
2731     if ((hw->phy.media_type != e1000_media_type_copper) ||
2732         ((phy->id != M88E1543_E_PHY_ID) &&
2733          (phy->id != M88E1512_E_PHY_ID)))
2734         goto out;
2735
2736     if (!hw->dev_spec._82575.eee_disable) {
2737         /* Switch to PHY page 18. */
2738         ret_val = phy->ops.write_reg(hw, E1000_M88E1543_PAGE_ADDR, 18);
2739         if (ret_val)
2740             goto out;
2741
2742         ret_val = phy->ops.read_reg(hw, E1000_M88E1543_EEE_CTRL_1,
2743                                  &phy_data);
2744         if (ret_val)
2745             goto out;
2746
2747         phy_data |= E1000_M88E1543_EEE_CTRL_1_MS;
2748         ret_val = phy->ops.write_reg(hw, E1000_M88E1543_EEE_CTRL_1,
2749                                    phy_data);
2750         if (ret_val)
2751             goto out;
2752
2753         /* Return the PHY to page 0. */
2754         ret_val = phy->ops.write_reg(hw, E1000_M88E1543_PAGE_ADDR, 0);
2755         if (ret_val)
2756             goto out;
2757
2758         /* Turn on EEE advertisement. */
2759         ret_val = e1000_read_xmdio_reg(hw, E1000_EEE_ADV_ADDR_I354,
2760                                       E1000_EEE_ADV_DEV_I354,
2761                                       &phy_data);
2762         if (ret_val)
2763             goto out;
2764
2765         phy_data |= E1000_EEE_ADV_100_SUPPORTED |
2766                  E1000_EEE_ADV_1000_SUPPORTED;
2767         ret_val = e1000_write_xmdio_reg(hw, E1000_EEE_ADV_ADDR_I354,
2768                                        E1000_EEE_ADV_DEV_I354,
2769                                        phy_data);
2770     } else {
2771         /* Turn off EEE advertisement. */
2772         ret_val = e1000_read_xmdio_reg(hw, E1000_EEE_ADV_ADDR_I354,
2773                                       E1000_EEE_ADV_DEV_I354,
2774                                       &phy_data);
2775         if (ret_val)
2776             goto out;
2777
2778         phy_data &= ~(E1000_EEE_ADV_100_SUPPORTED |
2779                    E1000_EEE_ADV_1000_SUPPORTED);
2780         ret_val = e1000_write_xmdio_reg(hw, E1000_EEE_ADV_ADDR_I354,

```



```

2782         E1000_EEE_ADV_DEV_I354,
2783         phy_data);
2784     }

2786 out:
2787     return ret_val;
2788 }

2790 /**
2791  * e1000_get_eee_status_i354 - Get EEE status
2792  * @hw: pointer to the HW structure
2793  * @status: EEE status
2794  *
2795  * Get EEE status by guessing based on whether Tx or Rx LPI indications have
2796  * been received.
2797  */
2798 s32 e1000_get_eee_status_i354(struct e1000_hw *hw, bool *status)
2799 {
2800     struct e1000_phy_info *phy = &hw->phy;
2801     s32 ret_val = E1000_SUCCESS;
2802     u16 phy_data;

2804     DEBUGFUNC("e1000_get_eee_status_i354");

2806     /* Check if EEE is supported on this device. */
2807     if ((hw->phy.media_type != e1000_media_type_copper) ||
2808         ((phy->id != M88E1543_E_PHY_ID) &&
2809          (phy->id != M88E1512_E_PHY_ID)))
2810         goto out;

2812     ret_val = e1000_read_xmdio_reg(hw, E1000_PCS_STATUS_ADDR_I354,
2813                                   E1000_PCS_STATUS_DEV_I354,
2814                                   &phy_data);
2815     if (ret_val)
2816         goto out;

2818     *status = phy_data & (E1000_PCS_STATUS_TX_LPI_RCVD |
2819                          E1000_PCS_STATUS_RX_LPI_RCVD) ? TRUE : FALSE;

2821 out:
2822     return ret_val;
2823 }

2825 /* Due to a hw errata, if the host tries to configure the VFTA register
2826  * while performing queries from the BMC or DMA, then the VFTA in some
2827  * cases won't be written.
2828  */

2830 /**
2831  * e1000_clear_vfta_i350 - Clear VLAN filter table
2832  * @hw: pointer to the HW structure
2833  *
2834  * Clears the register array which contains the VLAN filter table by
2835  * setting all the values to 0.
2836  */
2837 void e1000_clear_vfta_i350(struct e1000_hw *hw)
2838 {
2839     u32 offset;
2840     int i;

2842     DEBUGFUNC("e1000_clear_vfta_350");

2844     for (offset = 0; offset < E1000_VLAN_FILTER_TBL_SIZE; offset++) {
2845         for (i = 0; i < 10; i++)
2846             E1000_WRITE_REG_ARRAY(hw, E1000_VFTA, offset, 0);

```

```

2848         E1000_WRITE_FLUSH(hw);
2849     }
2850 }
_____unchanged_portion_omitted_

```

new/usr/src/uts/common/io/e1000api/e1000_82575.h

1

20929 Wed Feb 26 09:49:36 2014

new/usr/src/uts/common/io/e1000api/e1000_82575.h

4431 igb support for I354

4616 igb has uninitialized kstats

unchanged_portion_omitted

```
494 void e1000_vfta_set_vf(struct e1000_hw *, u16, bool);
495 void e1000_rlpml_set_vf(struct e1000_hw *, u16);
496 s32 e1000_promisc_set_vf(struct e1000_hw *, enum e1000_promisc_type type);
497 u16 e1000_rxpbs_adjust_82580(u32 data);
498 s32 e1000_set_eee_i350(struct e1000_hw *);
499 s32 e1000_set_eee_i354(struct e1000_hw *);
500 s32 e1000_get_eee_status_i354(struct e1000_hw *, bool *);
```

502 /* I2C SDA and SCL timing parameters for standard mode */

```
503 #define E1000_I2C_T_HD_STA      4
504 #define E1000_I2C_T_LOW       5
505 #define E1000_I2C_T_HIGH      4
506 #define E1000_I2C_T_SU_STA    5
507 #define E1000_I2C_T_HD_DATA   5
508 #define E1000_I2C_T_SU_DATA   1
509 #define E1000_I2C_T_RISE      1
510 #define E1000_I2C_T_FALL     1
511 #define E1000_I2C_T_SU_STO    4
512 #define E1000_I2C_T_BUF       5
```

```
514 s32 e1000_set_i2c_bb(struct e1000_hw *hw);
515 s32 e1000_read_i2c_byte_generic(struct e1000_hw *hw, u8 byte_offset,
516                               u8 dev_addr, u8 *data);
517 s32 e1000_write_i2c_byte_generic(struct e1000_hw *hw, u8 byte_offset,
518                                 u8 dev_addr, u8 data);
519 void e1000_i2c_bus_clear(struct e1000_hw *hw);
```

```
521 #ifdef __cplusplus
522 }
```

unchanged_portion_omitted

```

*****
37802 Wed Feb 26 09:49:36 2014
new/usr/src/uts/common/io/e1000api/e1000_api.c
4431 igb support for I354
4616 igb has uninitialized kstats
*****
_____
unchanged_portion_omitted_

```

```

141 /**
142 * e1000_set_mac_type - Sets MAC type
143 * @hw: pointer to the HW structure
144 *
145 * This function sets the mac type of the adapter based on the
146 * device ID stored in the hw structure.
147 * MUST BE FIRST FUNCTION CALLED (explicitly or through
148 * e1000_setup_init_funcs()).
149 **/
150 s32 e1000_set_mac_type(struct e1000_hw *hw)
151 {
152     struct e1000_mac_info *mac = &hw->mac;
153     s32 ret_val = E1000_SUCCESS;
154
155     DEBUGFUNC("e1000_set_mac_type");
156
157     switch (hw->device_id) {
158     case E1000_DEV_ID_82542:
159         mac->type = e1000_82542;
160         break;
161     case E1000_DEV_ID_82543GC_FIBER:
162     case E1000_DEV_ID_82543GC_COPPER:
163         mac->type = e1000_82543;
164         break;
165     case E1000_DEV_ID_82544EI_COPPER:
166     case E1000_DEV_ID_82544EI_FIBER:
167     case E1000_DEV_ID_82544GC_COPPER:
168     case E1000_DEV_ID_82544GC_LOM:
169         mac->type = e1000_82544;
170         break;
171     case E1000_DEV_ID_82540EM:
172     case E1000_DEV_ID_82540EM_LOM:
173     case E1000_DEV_ID_82540EP:
174     case E1000_DEV_ID_82540EP_LOM:
175     case E1000_DEV_ID_82540EP_LP:
176         mac->type = e1000_82540;
177         break;
178     case E1000_DEV_ID_82545EM_COPPER:
179     case E1000_DEV_ID_82545EM_FIBER:
180         mac->type = e1000_82545;
181         break;
182     case E1000_DEV_ID_82545GM_COPPER:
183     case E1000_DEV_ID_82545GM_FIBER:
184     case E1000_DEV_ID_82545GM_SERDES:
185         mac->type = e1000_82545_rev_3;
186         break;
187     case E1000_DEV_ID_82546EB_COPPER:
188     case E1000_DEV_ID_82546EB_FIBER:
189     case E1000_DEV_ID_82546EB_QUAD_COPPER:
190         mac->type = e1000_82546;
191         break;
192     case E1000_DEV_ID_82546GB_COPPER:
193     case E1000_DEV_ID_82546GB_FIBER:
194     case E1000_DEV_ID_82546GB_SERDES:
195     case E1000_DEV_ID_82546GB_PCIE:
196     case E1000_DEV_ID_82546GB_QUAD_COPPER:
197     case E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3:
198         mac->type = e1000_82546_rev_3;

```

```

199         break;
200     case E1000_DEV_ID_82541EI:
201     case E1000_DEV_ID_82541EI_MOBILE:
202     case E1000_DEV_ID_82541ER_LOM:
203         mac->type = e1000_82541;
204         break;
205     case E1000_DEV_ID_82541ER:
206     case E1000_DEV_ID_82541GI:
207     case E1000_DEV_ID_82541GI_LF:
208     case E1000_DEV_ID_82541GI_MOBILE:
209         mac->type = e1000_82541_rev_2;
210         break;
211     case E1000_DEV_ID_82547EI:
212     case E1000_DEV_ID_82547EI_MOBILE:
213         mac->type = e1000_82547;
214         break;
215     case E1000_DEV_ID_82547GI:
216         mac->type = e1000_82547_rev_2;
217         break;
218     case E1000_DEV_ID_82571EB_COPPER:
219     case E1000_DEV_ID_82571EB_FIBER:
220     case E1000_DEV_ID_82571EB_SERDES:
221     case E1000_DEV_ID_82571EB_SERDES_DUAL:
222     case E1000_DEV_ID_82571EB_SERDES_QUAD:
223     case E1000_DEV_ID_82571EB_QUAD_COPPER:
224     case E1000_DEV_ID_82571PT_QUAD_COPPER:
225     case E1000_DEV_ID_82571EB_QUAD_FIBER:
226     case E1000_DEV_ID_82571EB_QUAD_COPPER_LP:
227         mac->type = e1000_82571;
228         break;
229     case E1000_DEV_ID_82572EI:
230     case E1000_DEV_ID_82572EI_COPPER:
231     case E1000_DEV_ID_82572EI_FIBER:
232     case E1000_DEV_ID_82572EI_SERDES:
233         mac->type = e1000_82572;
234         break;
235     case E1000_DEV_ID_82573E:
236     case E1000_DEV_ID_82573E_IAMT:
237     case E1000_DEV_ID_82573L:
238         mac->type = e1000_82573;
239         break;
240     case E1000_DEV_ID_82574L:
241     case E1000_DEV_ID_82574LA:
242         mac->type = e1000_82574;
243         break;
244     case E1000_DEV_ID_82583V:
245         mac->type = e1000_82583;
246         break;
247     case E1000_DEV_ID_80003ES2LAN_COPPER_DPT:
248     case E1000_DEV_ID_80003ES2LAN_SERDES_DPT:
249     case E1000_DEV_ID_80003ES2LAN_COPPER_SPT:
250     case E1000_DEV_ID_80003ES2LAN_SERDES_SPT:
251         mac->type = e1000_80003es2lan;
252         break;
253     case E1000_DEV_ID_ICH8_IFE:
254     case E1000_DEV_ID_ICH8_IFE_GT:
255     case E1000_DEV_ID_ICH8_IFE_G:
256     case E1000_DEV_ID_ICH8_IGP_M:
257     case E1000_DEV_ID_ICH8_IGP_M_AMT:
258     case E1000_DEV_ID_ICH8_IGP_AMT:
259     case E1000_DEV_ID_ICH8_IGP_C:
260     case E1000_DEV_ID_ICH8_82567V_3:
261         mac->type = e1000_ich8lan;
262         break;
263     case E1000_DEV_ID_ICH9_IFE:
264     case E1000_DEV_ID_ICH9_IFE_GT:

```

```

265 case E1000_DEV_ID_ICH9_IFE_G:
266 case E1000_DEV_ID_ICH9_IGP_M:
267 case E1000_DEV_ID_ICH9_IGP_M_AMT:
268 case E1000_DEV_ID_ICH9_IGP_M_V:
269 case E1000_DEV_ID_ICH9_IGP_AMT:
270 case E1000_DEV_ID_ICH9_BM:
271 case E1000_DEV_ID_ICH9_IGP_C:
272 case E1000_DEV_ID_ICH10_R_BM_LM:
273 case E1000_DEV_ID_ICH10_R_BM_LF:
274 case E1000_DEV_ID_ICH10_R_BM_V:
275     mac->type = e1000_ich9lan;
276     break;
277 case E1000_DEV_ID_ICH10_D_BM_LM:
278 case E1000_DEV_ID_ICH10_D_BM_LF:
279 case E1000_DEV_ID_ICH10_D_BM_V:
280     mac->type = e1000_ich10lan;
281     break;
282 case E1000_DEV_ID_PCH_D_HV_DM:
283 case E1000_DEV_ID_PCH_D_HV_DC:
284 case E1000_DEV_ID_PCH_M_HV_LM:
285 case E1000_DEV_ID_PCH_M_HV_LC:
286     mac->type = e1000_pchlan;
287     break;
288 case E1000_DEV_ID_PCH2_LV_LM:
289 case E1000_DEV_ID_PCH2_LV_V:
290     mac->type = e1000_pch2lan;
291     break;
292 case E1000_DEV_ID_PCH_LPT_I217_LM:
293 case E1000_DEV_ID_PCH_LPT_I217_V:
294 case E1000_DEV_ID_PCH_LPTLP_I218_LM:
295 case E1000_DEV_ID_PCH_LPTLP_I218_V:
296     mac->type = e1000_pch_lpt;
297     break;
298 case E1000_DEV_ID_82575EB_COPPER:
299 case E1000_DEV_ID_82575EB_FIBER_SERDES:
300 case E1000_DEV_ID_82575GB_QUAD_COPPER:
301     mac->type = e1000_82575;
302     break;
303 case E1000_DEV_ID_82576:
304 case E1000_DEV_ID_82576_FIBER:
305 case E1000_DEV_ID_82576_SERDES:
306 case E1000_DEV_ID_82576_QUAD_COPPER:
307 case E1000_DEV_ID_82576_QUAD_COPPER_ET2:
308 case E1000_DEV_ID_82576_NS:
309 case E1000_DEV_ID_82576_NS_SERDES:
310 case E1000_DEV_ID_82576_SERDES_QUAD:
311     mac->type = e1000_82576;
312     break;
313 case E1000_DEV_ID_82580_COPPER:
314 case E1000_DEV_ID_82580_FIBER:
315 case E1000_DEV_ID_82580_SERDES:
316 case E1000_DEV_ID_82580_SGMII:
317 case E1000_DEV_ID_82580_COPPER_DUAL:
318 case E1000_DEV_ID_82580_QUAD_FIBER:
319 case E1000_DEV_ID_DH89XXCC_SGMII:
320 case E1000_DEV_ID_DH89XXCC_SERDES:
321 case E1000_DEV_ID_DH89XXCC_BACKPLANE:
322 case E1000_DEV_ID_DH89XXCC_SFP:
323     mac->type = e1000_82580;
324     break;
325 case E1000_DEV_ID_I350_COPPER:
326 case E1000_DEV_ID_I350_FIBER:
327 case E1000_DEV_ID_I350_SERDES:
328 case E1000_DEV_ID_I350_SGMII:
329 case E1000_DEV_ID_I350_DA4:
330     mac->type = e1000_i350;

```

```

331         break;
332 #if defined(QV_RELEASE) && defined(SPRINGVILLE_FLASHLESS_HW)
333     case E1000_DEV_ID_I210_NVMLSS:
334 #endif /* QV_RELEASE && SPRINGVILLE_FLASHLESS_HW */
335     case E1000_DEV_ID_I210_COPPER:
336     case E1000_DEV_ID_I210_COPPER_OEM1:
337     case E1000_DEV_ID_I210_COPPER_IT:
338     case E1000_DEV_ID_I210_FIBER:
339     case E1000_DEV_ID_I210_SERDES:
340     case E1000_DEV_ID_I210_SGMII:
341     mac->type = e1000_i210;
342     break;
343 case E1000_DEV_ID_I211_COPPER:
344     mac->type = e1000_i211;
345     break;
346 case E1000_DEV_ID_82576_VF:
347 case E1000_DEV_ID_82576_VF_HV:
348     mac->type = e1000_vfadapt;
349     break;
350 case E1000_DEV_ID_I350_VF:
351 case E1000_DEV_ID_I350_VF_HV:
352     mac->type = e1000_vfadapt_i350;
353     break;
354 case E1000_DEV_ID_I354_BACKPLANE_1GBPS:
355 case E1000_DEV_ID_I354_SGMII:
356 case E1000_DEV_ID_I354_BACKPLANE_2_5GBPS:
357     mac->type = e1000_i354;
358     break;
359
360 default:
361     /* Should never have loaded on this device */
362     ret_val = -E1000_ERR_MAC_INIT;
363     break;
364 }
365
366 return ret_val;
367 }
368
369 /**
370 * e1000_setup_init_funcs - Initializes function pointers
371 * @hw: pointer to the HW structure
372 * @init_device: TRUE will initialize the rest of the function pointers
373 *               getting the device ready for use. FALSE will only set
374 *               MAC type and the function pointers for the other init
375 *               functions. Passing FALSE will not generate any hardware
376 *               reads or writes.
377 *
378 * This function must be called by a driver in order to use the rest
379 * of the 'shared' code files. Called by drivers only.
380 **/
381 s32 e1000_setup_init_funcs(struct e1000_hw *hw, bool init_device)
382 {
383     s32 ret_val;
384
385     /* Can't do much good without knowing the MAC type. */
386     ret_val = e1000_set_mac_type(hw);
387     if (ret_val) {
388         DEBUGOUT("ERROR: MAC type could not be set properly.\n");
389         goto out;
390     }
391
392     if (!hw->hw_addr) {
393         DEBUGOUT("ERROR: Registers not mapped\n");
394         ret_val = -E1000_ERR_CONFIG;
395         goto out;
396     }

```

```

398     /*
399     * Init function pointers to generic implementations. We do this first
400     * allowing a driver module to override it afterward.
401     */
402     e1000_init_mac_ops_generic(hw);
403     e1000_init_phy_ops_generic(hw);
404     e1000_init_nvm_ops_generic(hw);
405     e1000_init_mbx_ops_generic(hw);
406
407     /*
408     * Set up the init function pointers. These are functions within the
409     * adapter family file that sets up function pointers for the rest of
410     * the functions in that family.
411     */
412     switch (hw->mac.type) {
413     case e1000_82542:
414         e1000_init_function_pointers_82542(hw);
415         break;
416     case e1000_82543:
417     case e1000_82544:
418         e1000_init_function_pointers_82543(hw);
419         break;
420     case e1000_82540:
421     case e1000_82545:
422     case e1000_82545_rev_3:
423     case e1000_82546:
424     case e1000_82546_rev_3:
425         e1000_init_function_pointers_82540(hw);
426         break;
427     case e1000_82541:
428     case e1000_82541_rev_2:
429     case e1000_82547:
430     case e1000_82547_rev_2:
431         e1000_init_function_pointers_82541(hw);
432         break;
433     case e1000_82571:
434     case e1000_82572:
435     case e1000_82573:
436     case e1000_82574:
437     case e1000_82583:
438         e1000_init_function_pointers_82571(hw);
439         break;
440     case e1000_80003es2lan:
441         e1000_init_function_pointers_80003es2lan(hw);
442         break;
443     case e1000_ich8lan:
444     case e1000_ich9lan:
445     case e1000_ich10lan:
446     case e1000_pchlan:
447     case e1000_pch2lan:
448     case e1000_pch_lpt:
449         e1000_init_function_pointers_ich8lan(hw);
450         break;
451     case e1000_82575:
452     case e1000_82576:
453     case e1000_82580:
454     case e1000_i350:
455     case e1000_i354:
456         e1000_init_function_pointers_82575(hw);
457         break;
458     case e1000_i210:
459     case e1000_i211:
460         e1000_init_function_pointers_i210(hw);
461         break;
462     case e1000_vfadapt:

```

```

463         e1000_init_function_pointers_vf(hw);
464         break;
465     case e1000_vfadapt_i350:
466         e1000_init_function_pointers_vf(hw);
467         break;
468     default:
469         DEBUGOUT("Hardware not supported\n");
470         ret_val = -E1000_ERR_CONFIG;
471         break;
472     }
473
474     /*
475     * Initialize the rest of the function pointers. These require some
476     * register reads/writes in some cases.
477     */
478     if (!(ret_val) && init_device) {
479         ret_val = e1000_init_mac_params(hw);
480         if (ret_val)
481             goto out;
482
483         ret_val = e1000_init_nvm_params(hw);
484         if (ret_val)
485             goto out;
486
487         ret_val = e1000_init_phy_params(hw);
488         if (ret_val)
489             goto out;
490
491         ret_val = e1000_init_mbx_params(hw);
492         if (ret_val)
493             goto out;
494     }
495
496 out:
497     return ret_val;
498 }

```

unchanged portion omitted

```

*****
64295 Wed Feb 26 09:49:37 2014
new/usr/src/uts/common/io/e1000api/e1000_defines.h
4431 igb support for I354
4616 igb has uninitialized kstats
*****
1 /*****
3 Copyright (c) 2001-2013, Intel Corporation
4 All rights reserved.
5
6 Redistribution and use in source and binary forms, with or without
7 modification, are permitted provided that the following conditions are met:
8
9 1. Redistributions of source code must retain the above copyright notice,
10 this list of conditions and the following disclaimer.
11
12 2. Redistributions in binary form must reproduce the above copyright
13 notice, this list of conditions and the following disclaimer in the
14 documentation and/or other materials provided with the distribution.
15
16 3. Neither the name of the Intel Corporation nor the names of its
17 contributors may be used to endorse or promote products derived from
18 this software without specific prior written permission.
19
20 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30 POSSIBILITY OF SUCH DAMAGE.
31
32 *****/
33 /*$FreeBSD$*/
34
35 #ifndef _E1000_DEFINES_H
36 #define _E1000_DEFINES_H
37
38 /* Number of Transmit and Receive Descriptors must be a multiple of 8 */
39 #define REQ_TX_DESCRIPTOR_MULTIPLE 8
40 #define REQ_RX_DESCRIPTOR_MULTIPLE 8
41
42 /* Definitions for power management and wakeup registers */
43 /* Wake Up Control */
44 #define E1000_WUC_APME 0x00000001 /* APM Enable */
45 #define E1000_WUC_PME_EN 0x00000002 /* PME Enable */
46 #define E1000_WUC_PHY_WAKE 0x00000100 /* if PHY supports wakeup */
47
48 /* Wake Up Filter Control */
49 #define E1000_WUFC_LNKC 0x00000001 /* Link Status Change Wakeup Enable */
50 #define E1000_WUFC_MAG 0x00000002 /* Magic Packet Wakeup Enable */
51 #define E1000_WUFC_EX 0x00000004 /* Directed Exact Wakeup Enable */
52 #define E1000_WUFC_MC 0x00000008 /* Directed Multicast Wakeup Enable */
53 #define E1000_WUFC_BC 0x00000010 /* Broadcast Wakeup Enable */
54 #define E1000_WUFC_ARP 0x00000020 /* ARP Request Packet Wakeup Enable */
55 #define E1000_WUFC_IPV4 0x00000040 /* Directed IPv4 Packet Wakeup Enable */
56 #define E1000_WUFC_FLX0 0x00010000 /* Flexible Filter 0 Enable */
57
58 /* Wake Up Status */
59 #define E1000_WUS_LNKC E1000_WUFC_LNKC
60 #define E1000_WUS_MAG E1000_WUFC_MAG

```

```

61 #define E1000_WUS_EX E1000_WUFC_EX
62 #define E1000_WUS_MC E1000_WUFC_MC
63 #define E1000_WUS_BC E1000_WUFC_BC
64
65 /* Extended Device Control */
66 #define E1000_CTRL_EXT_LPCD 0x00000004 /* LCD Power Cycle Done */
67 #define E1000_CTRL_EXT_SDP4_DATA 0x00000010 /* SW Definable Pin 4 data */
68 #define E1000_CTRL_EXT_SDP6_DATA 0x00000040 /* SW Definable Pin 6 data */
69 #define E1000_CTRL_EXT_SDP3_DATA 0x00000080 /* SW Definable Pin 3 data */
70 /* SDP 4/5 (bits 8,9) are reserved in >= 82575 */
71 #define E1000_CTRL_EXT_SDP4_DIR 0x00000100 /* Direction of SDP4 0=in 1=out */
72 #define E1000_CTRL_EXT_SDP6_DIR 0x00000400 /* Direction of SDP6 0=in 1=out */
73 #define E1000_CTRL_EXT_SDP3_DIR 0x00000800 /* Direction of SDP3 0=in 1=out */
74 #define E1000_CTRL_EXT_FORCE_SMBUS 0x00000800 /* Force SMBus mode */
75 #define E1000_CTRL_EXT_EE_RST 0x00002000 /* Reinitialize from EEPROM */
76 /* Physical Func Reset Done Indication */
77 #define E1000_CTRL_EXT_PFRSTD 0x00004000
78 #define E1000_CTRL_EXT_SPD_BYPASS 0x00008000 /* Speed Select Bypass */
79 #define E1000_CTRL_EXT_RO_DIS 0x00020000 /* Relaxed Ordering disable */
80 #define E1000_CTRL_EXT_DMA_DYN_CLK_EN 0x00080000 /* DMA Dynamic Clk Gating */
81 #define E1000_CTRL_EXT_LINK_MODE_MASK 0x00C00000
82 /* Offset of the link mode field in Ctrl Ext register */
83 #define E1000_CTRL_EXT_LINK_MODE_OFFSET 22
84 #define E1000_CTRL_EXT_LINK_MODE_1000BASE_KX 0x00400000
85 #define E1000_CTRL_EXT_LINK_MODE_GMII 0x00000000
86 #define E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES 0x00C00000
87 #define E1000_CTRL_EXT_LINK_MODE_SGMII 0x00800000
88 #define E1000_CTRL_EXT_EIAME 0x01000000
89 #define E1000_CTRL_EXT_IRCA 0x00000001
90 #define E1000_CTRL_EXT_DRV_LOAD 0x10000000 /* Drv loaded bit for FW */
91 #define E1000_CTRL_EXT_IAME 0x08000000 /* Int ACK Auto-mask */
92 #define E1000_CTRL_EXT_PBA_CLR 0x80000000 /* PBA Clear */
93 #define E1000_CTRL_EXT_LSECCK 0x00000100
94 #define E1000_CTRL_EXT_PHYPDEN 0x00100000
95 #define E1000_I2CCMD_REG_ADDR_SHIFT 16
96 #define E1000_I2CCMD_PHY_ADDR_SHIFT 24
97 #define E1000_I2CCMD_OPCODE_READ 0x08000000
98 #define E1000_I2CCMD_OPCODE_WRITE 0x00000000
99 #define E1000_I2CCMD_READY 0x20000000
100 #define E1000_I2CCMD_ERROR 0x80000000
101 #define E1000_I2CCMD_SFP_DATA_ADDR(a) (0x0000 + (a))
102 #define E1000_I2CCMD_SFP_DIAG_ADDR(a) (0x0100 + (a))
103 #define E1000_MAX_SGMII_PHY_REG_ADDR 255
104 #define E1000_I2CCMD_PHY_TIMEOUT 200
105 #define E1000_IVAR_VALID 0x80
106 #define E1000_GPIE_NSICR 0x00000001
107 #define E1000_GPIE_MSIX_MODE 0x00000010
108 #define E1000_GPIE_EIAME 0x40000000
109 #define E1000_GPIE_PBA 0x80000000
110
111 /* Receive Descriptor bit definitions */
112 #define E1000_RXD_STAT_DD 0x01 /* Descriptor Done */
113 #define E1000_RXD_STAT_EOP 0x02 /* End of Packet */
114 #define E1000_RXD_STAT_TXSM 0x04 /* Ignore checksum */
115 #define E1000_RXD_STAT_VP 0x08 /* IEEE VLAN Packet */
116 #define E1000_RXD_STAT_UDPCS 0x10 /* UDP xsum calculated */
117 #define E1000_RXD_STAT_TCPCS 0x20 /* TCP xsum calculated */
118 #define E1000_RXD_STAT_IPCS 0x40 /* IP xsum calculated */
119 #define E1000_RXD_STAT_PIF 0x80 /* passed in-exact filter */
120 #define E1000_RXD_STAT_IPIDV 0x200 /* IP identification valid */
121 #define E1000_RXD_STAT_UDPV 0x400 /* Valid UDP checksum */
122 #define E1000_RXD_STAT_DYNINT 0x800 /* Pkt caused INT via DYNINT */
123 #define E1000_RXD_ERR_CE 0x01 /* CRC Error */
124 #define E1000_RXD_ERR_SE 0x02 /* Symbol Error */
125 #define E1000_RXD_ERR_SEQ 0x04 /* Sequence Error */
126 #define E1000_RXD_ERR_CXE 0x10 /* Carrier Extension Error */

```

```

127 #define E1000_RXD_ERR_TCPE      0x20    /* TCP/UDP Checksum Error */
128 #define E1000_RXD_ERR_IPE      0x40    /* IP Checksum Error */
129 #define E1000_RXD_ERR_RXE      0x80    /* Rx Data Error */
130 #define E1000_RXD_SPC_VLAN_MASK 0x0FFF /* VLAN ID is in lower 12 bits */

132 #define E1000_RXDEXT_STATERR_TST 0x00000100 /* Time Stamp taken */
133 #define E1000_RXDEXT_STATERR_LB  0x00040000
134 #define E1000_RXDEXT_STATERR_CE  0x01000000
135 #define E1000_RXDEXT_STATERR_SE  0x02000000
136 #define E1000_RXDEXT_STATERR_SEQ 0x04000000
137 #define E1000_RXDEXT_STATERR_CXE 0x10000000
138 #define E1000_RXDEXT_STATERR_TCPE 0x20000000
139 #define E1000_RXDEXT_STATERR_IPE 0x40000000
140 #define E1000_RXDEXT_STATERR_RXE 0x80000000

142 /* mask to determine if packets should be dropped due to frame errors */
143 #define E1000_RXD_ERR_FRAME_ERR_MASK ( \
144     E1000_RXD_ERR_CE      \
145     E1000_RXD_ERR_SE      \
146     E1000_RXD_ERR_SEQ     \
147     E1000_RXD_ERR_CXE     \
148     E1000_RXD_ERR_RXE)

150 /* Same mask, but for extended and packet split descriptors */
151 #define E1000_RXDEXT_ERR_FRAME_ERR_MASK ( \
152     E1000_RXDEXT_STATERR_CE \
153     E1000_RXDEXT_STATERR_SE \
154     E1000_RXDEXT_STATERR_SEQ \
155     E1000_RXDEXT_STATERR_CXE \
156     E1000_RXDEXT_STATERR_RXE)

158 #define E1000_MRQC_RSS_FIELD_MASK 0xFFFF0000
159 #define E1000_MRQC_RSS_FIELD_IPV4_TCP 0x00010000
160 #define E1000_MRQC_RSS_FIELD_IPV4 0x00020000
161 #define E1000_MRQC_RSS_FIELD_IPV6_TCP_EX 0x00040000
162 #define E1000_MRQC_RSS_FIELD_IPV6 0x00100000
163 #define E1000_MRQC_RSS_FIELD_IPV6_TCP 0x00200000

165 #define E1000_RXDPS_HDRSTAT_HDRSP 0x00008000

167 /* Management Control */
168 #define E1000_MANC_SMBUS_EN 0x00000001 /* SMBus Enabled - RO */
169 #define E1000_MANC_ASF_EN 0x00000002 /* ASF Enabled - RO */
170 #define E1000_MANC_ARP_EN 0x00002000 /* Enable ARP Request Filtering */
171 #define E1000_MANC_RCV_TCO_EN 0x00020000 /* Receive TCO Packets Enabled */
172 #define E1000_MANC_BLK_PHY_RST_ON_IDE 0x00040000 /* Block phy resets */
173 /* Enable MAC address filtering */
174 #define E1000_MANC_EN_MAC_ADDR_FILTER 0x00100000
175 /* Enable MNG packets to host memory */
176 #define E1000_MANC_EN_MNG2HOST 0x00200000

178 #define E1000_MANC2H_PORT_623 0x00000020 /* Port 0x26f */
179 #define E1000_MANC2H_PORT_664 0x00000040 /* Port 0x298 */
180 #define E1000_MDEF_PORT_623 0x00000800 /* Port 0x26f */
181 #define E1000_MDEF_PORT_664 0x00000400 /* Port 0x298 */

183 /* Receive Control */
184 #define E1000_RCTL_RST 0x00000001 /* Software reset */
185 #define E1000_RCTL_EN 0x00000002 /* enable */
186 #define E1000_RCTL_SBP 0x00000004 /* store bad packet */
187 #define E1000_RCTL_UPE 0x00000008 /* unicast promisc enable */
188 #define E1000_RCTL_MPE 0x00000010 /* multicast promisc enable */
189 #define E1000_RCTL_LPE 0x00000020 /* long packet enable */
190 #define E1000_RCTL_LBM_NO 0x00000000 /* no loopback mode */
191 #define E1000_RCTL_LBM_MAC 0x00000040 /* MAC loopback mode */
192 #define E1000_RCTL_LBM_TCVR 0x000000C0 /* tcvr loopback mode */

```

```

193 #define E1000_RCTL_DTYP_PS 0x00000400 /* Packet Split descriptor */
194 #define E1000_RCTL_RDMTS_HALF 0x00000000 /* Rx desc min thresh size */
195 #define E1000_RCTL_MO_SHIFT 12 /* multicast offset shift */
196 #define E1000_RCTL_MO_3 0x00003000 /* multicast offset 15:4 */
197 #define E1000_RCTL_BAM 0x00008000 /* broadcast enable */
198 /* these buffer sizes are valid if E1000_RCTL_BSEX is 0 */
199 #define E1000_RCTL_SZ_2048 0x00000000 /* Rx buffer size 2048 */
200 #define E1000_RCTL_SZ_1024 0x00010000 /* Rx buffer size 1024 */
201 #define E1000_RCTL_SZ_512 0x00020000 /* Rx buffer size 512 */
202 #define E1000_RCTL_SZ_256 0x00030000 /* Rx buffer size 256 */
203 /* these buffer sizes are valid if E1000_RCTL_BSEX is 1 */
204 #define E1000_RCTL_SZ_16384 0x00010000 /* Rx buffer size 16384 */
205 #define E1000_RCTL_SZ_8192 0x00020000 /* Rx buffer size 8192 */
206 #define E1000_RCTL_SZ_4096 0x00030000 /* Rx buffer size 4096 */
207 #define E1000_RCTL_VFE 0x00040000 /* vlan filter enable */
208 #define E1000_RCTL_CFIEN 0x00080000 /* canonical form enable */
209 #define E1000_RCTL_CFI 0x00100000 /* canonical form indicator */
210 #define E1000_RCTL_DPF 0x00400000 /* discard pause frames */
211 #define E1000_RCTL_PMCF 0x00800000 /* pass MAC control frames */
212 #define E1000_RCTL_BSEX 0x02000000 /* Buffer size extension */
213 #define E1000_RCTL_SECRC 0x04000000 /* Strip Ethernet CRC */

215 /* Use byte values for the following shift parameters
216 * Usage:
217 * psrctl |= (((ROUNDUP(value0, 128) >> E1000_PSRCTL_BSIZE0_SHIFT) &
218 *             E1000_PSRCTL_BSIZE0_MASK) |
219 *             ((ROUNDUP(value1, 1024) >> E1000_PSRCTL_BSIZE1_SHIFT) &
220 *             E1000_PSRCTL_BSIZE1_MASK) |
221 *             ((ROUNDUP(value2, 1024) << E1000_PSRCTL_BSIZE2_SHIFT) &
222 *             E1000_PSRCTL_BSIZE2_MASK) |
223 *             ((ROUNDUP(value3, 1024) << E1000_PSRCTL_BSIZE3_SHIFT) |;
224 *             E1000_PSRCTL_BSIZE3_MASK))
225 * where value0 = [128..16256], default=256
226 * value1 = [1024..64512], default=4096
227 * value2 = [0..64512], default=4096
228 * value3 = [0..64512], default=0
229 */

231 #define E1000_PSRCTL_BSIZE0_MASK 0x0000007F
232 #define E1000_PSRCTL_BSIZE1_MASK 0x00003F00
233 #define E1000_PSRCTL_BSIZE2_MASK 0x003F0000
234 #define E1000_PSRCTL_BSIZE3_MASK 0x3F000000

236 #define E1000_PSRCTL_BSIZE0_SHIFT 7 /* Shift_right_7 */
237 #define E1000_PSRCTL_BSIZE1_SHIFT 2 /* Shift_right_2 */
238 #define E1000_PSRCTL_BSIZE2_SHIFT 6 /* Shift_left_6 */
239 #define E1000_PSRCTL_BSIZE3_SHIFT 14 /* Shift_left_14 */

241 /* SWFW_SYNC Definitions */
242 #define E1000_SWFW_EEP_SM 0x01
243 #define E1000_SWFW_PHY0_SM 0x02
244 #define E1000_SWFW_PHY1_SM 0x04
245 #define E1000_SWFW_CSR_SM 0x08
246 #define E1000_SWFW_PHY2_SM 0x20
247 #define E1000_SWFW_PHY3_SM 0x40
248 #define E1000_SWFW_SW_MNG_SM 0x400

250 /* Device Control */
251 #define E1000_CTRL_FD 0x00000001 /* Full duplex.0=half; 1=full */
252 #define E1000_CTRL_PRIOR 0x00000004 /* Priority on PCI. 0=rx,1=fair */
253 #define E1000_CTRL_GIO_MASTER_DISABLE 0x00000004 /*Blocks new Master reqs */
254 #define E1000_CTRL_LRST 0x00000008 /* Link reset. 0=normal,1=reset */
255 #define E1000_CTRL_ASDE 0x00000020 /* Auto-speed detect enable */
256 #define E1000_CTRL_SLU 0x00000040 /* Set link up (Force Link) */
257 #define E1000_CTRL_ILOS 0x00000080 /* Invert Loss-Of Signal */
258 #define E1000_CTRL_SPD_SEL 0x00000300 /* Speed Select Mask */

```

```

259 #define E1000_CTRL_SPD_10      0x00000000 /* Force 10Mb */
260 #define E1000_CTRL_SPD_100     0x00000100 /* Force 100Mb */
261 #define E1000_CTRL_SPD_1000    0x00000200 /* Force 1Gb */
262 #define E1000_CTRL_FRCSPP      0x00000800 /* Force Speed */
263 #define E1000_CTRL_FRCDPX      0x00001000 /* Force Duplex */
264 #define E1000_CTRL_LANPHYPC_OVERRIDE 0x00010000 /* SW control of LANPHYPC */
265 #define E1000_CTRL_LANPHYPC_VALUE 0x00020000 /* SW value of LANPHYPC */
266 #define E1000_CTRL_MEHE        0x00080000 /* Memory Error Handling Enable */
267 #define E1000_CTRL_SWDPIN0     0x00040000 /* SWDPIN 0 value */
268 #define E1000_CTRL_SWDPIN1     0x00080000 /* SWDPIN 1 value */
269 #define E1000_CTRL_SWDPIN2     0x00100000 /* SWDPIN 2 value */
270 #define E1000_CTRL_ADVD3WUC     0x00100000 /* D3 WUC */
271 #define E1000_CTRL_EN_PHY_PWR_MGMT 0x00200000 /* PHY PM enable */
272 #define E1000_CTRL_SWDPIN3     0x00200000 /* SWDPIN 3 value */
273 #define E1000_CTRL_SWDPIN0     0x00400000 /* SWDPIN 0 Input or output */
274 #define E1000_CTRL_SWDPIN2     0x01000000 /* SWDPIN 2 input or output */
275 #define E1000_CTRL_SWDPIN3     0x02000000 /* SWDPIN 3 input or output */
276 #define E1000_CTRL_RST         0x04000000 /* Global reset */
277 #define E1000_CTRL_RFCE        0x08000000 /* Receive Flow Control enable */
278 #define E1000_CTRL_TFCE        0x10000000 /* Transmit flow control enable */
279 #define E1000_CTRL_VME         0x40000000 /* IEEE VLAN mode enable */
280 #define E1000_CTRL_PHY_RST     0x80000000 /* PHY Reset */
281 #define E1000_CTRL_I2C_ENA     0x02000000 /* I2C enable */

283 #define E1000_CTRL_MDIO_DIR     E1000_CTRL_SWDPIN2
284 #define E1000_CTRL_MDIO        E1000_CTRL_SWDPIN2
285 #define E1000_CTRL_MDC_DIR     E1000_CTRL_SWDPIN3
286 #define E1000_CTRL_MDC         E1000_CTRL_SWDPIN3

288 #define E1000_CONNSW_ENRGSRG    0x4
289 #define E1000_CONNSW_PHYSD     0x400
290 #define E1000_CONNSW_PHY_PDN    0x800
291 #define E1000_CONNSW_SERDESD   0x200
292 #define E1000_CONNSW_AUTOSENSE_CONF 0x2
293 #define E1000_CONNSW_AUTOSENSE_EN 0x1
294 #define E1000_PCS_CFG_PCS_EN    8
295 #define E1000_PCS_LCTL_FLV_LINK_UP 1
296 #define E1000_PCS_LCTL_FSV_10  0
297 #define E1000_PCS_LCTL_FSV_100 2
298 #define E1000_PCS_LCTL_FSV_1000 4
299 #define E1000_PCS_LCTL_FDV_FULL 8
300 #define E1000_PCS_LCTL_FSD     0x10
301 #define E1000_PCS_LCTL_FORCE_LINK 0x20
302 #define E1000_PCS_LCTL_FORCE_FCTRL 0x80
303 #define E1000_PCS_LCTL_AN_ENABLE 0x10000
304 #define E1000_PCS_LCTL_AN_RESTART 0x20000
305 #define E1000_PCS_LCTL_AN_TIMEOUT 0x40000
306 #define E1000_ENABLE_SERDES_LOOPBACK 0x0410

308 #define E1000_PCS_LSTS_LINK_OK  1
309 #define E1000_PCS_LSTS_SPEED_100 2
310 #define E1000_PCS_LSTS_SPEED_1000 4
311 #define E1000_PCS_LSTS_DUPLEX_FULL 8
312 #define E1000_PCS_LSTS_SYNK_OK  0x10
313 #define E1000_PCS_LSTS_AN_COMPLETE 0x10000

315 /* Device Status */
316 #define E1000_STATUS_FD         0x00000001 /* Duplex 0=half 1=full */
317 #define E1000_STATUS_LU        0x00000002 /* Link up,0=no,1=link */
318 #define E1000_STATUS_FUNC_MASK 0x0000000C /* PCI Function Mask */
319 #define E1000_STATUS_FUNC_SHIFT 2
320 #define E1000_STATUS_FUNC_1    0x00000004 /* Function 1 */
321 #define E1000_STATUS_TXOFF     0x00000010 /* transmission paused */
322 #define E1000_STATUS_SPEED_MASK 0x000000C0
323 #define E1000_STATUS_SPEED_10  0x00000000 /* Speed 10Mb/s */
324 #define E1000_STATUS_SPEED_100 0x00000040 /* Speed 100Mb/s */

```

```

325 #define E1000_STATUS_SPEED_1000 0x00000080 /* Speed 1000Mb/s */
326 #define E1000_STATUS_LAN_INIT_DONE 0x00000200 /* Lan Init Compltn by NVM */
327 #define E1000_STATUS_PHYRA     0x00000400 /* PHY Reset Asserted */
328 #define E1000_STATUS_GIO_MASTER_ENABLE 0x00008000 /* Master request status */
329 #define E1000_STATUS_PCIE66    0x00000800 /* In 66Mhz slot */
330 #define E1000_STATUS_BUS64     0x00001000 /* In 64 bit slot */
331 #define E1000_STATUS_2P5_SKU   0x00001000 /* Val of 2.5GBE SKU strap */
332 #define E1000_STATUS_2P5_SKU_OVER 0x00002000 /* Val of 2.5GBE SKU Over */
333 #define E1000_STATUS_PCIX_MODE 0x00002000 /* PCI-X mode */
334 #define E1000_STATUS_PCIX_SPEED 0x0000C000 /* PCI-X bus speed */

336 /* Constants used to interpret the masked PCI-X bus speed. */
337 #define E1000_STATUS_PCIX_SPEED_66 0x00000000 /* PCI-X bus spd 50-66MHz */
338 #define E1000_STATUS_PCIX_SPEED_100 0x00004000 /* PCI-X bus spd 66-100MHz */
339 #define E1000_STATUS_PCIX_SPEED_133 0x00008000 /* PCI-X bus spd 100-133MHz */

341 #define SPEED_10      10
342 #define SPEED_100    100
343 #define SPEED_1000   1000
344 #define SPEED_2500   2500
345 #define HALF_DUPLEX  1
346 #define FULL_DUPLEX  2

348 #define PHY_FORCE_TIME 20

350 #define ADVERTISE_10_HALF      0x0001
351 #define ADVERTISE_10_FULL     0x0002
352 #define ADVERTISE_100_HALF    0x0004
353 #define ADVERTISE_100_FULL    0x0008
354 #define ADVERTISE_1000_HALF   0x0010 /* Not used, just FYI */
355 #define ADVERTISE_1000_FULL   0x0020

357 /* 1000/H is not supported, nor spec-compliant. */
358 #define E1000_ALL_SPEED_DUPLEX ( \
359     ADVERTISE_10_HALF | ADVERTISE_10_FULL | ADVERTISE_100_HALF | \
360     ADVERTISE_100_FULL | ADVERTISE_1000_FULL)
361 #define E1000_ALL_NOT_GIG ( \
362     ADVERTISE_10_HALF | ADVERTISE_10_FULL | ADVERTISE_100_HALF | \
363     ADVERTISE_100_FULL)
364 #define E1000_ALL_100_SPEED (ADVERTISE_100_HALF | ADVERTISE_100_FULL)
365 #define E1000_ALL_10_SPEED (ADVERTISE_10_HALF | ADVERTISE_10_FULL)
366 #define E1000_ALL_HALF_DUPLEX (ADVERTISE_10_HALF | ADVERTISE_100_HALF)

368 #define AUTONEG_ADVERTISE_SPEED_DEFAULT E1000_ALL_SPEED_DUPLEX

370 /* LED Control */
371 #define E1000_PHY_LED0_MODE_MASK 0x00000007
372 #define E1000_PHY_LED0_IVRT      0x00000008
373 #define E1000_PHY_LED0_MASK      0x0000001F

375 #define E1000_LEDCTL_LED0_MODE_MASK 0x0000000F
376 #define E1000_LEDCTL_LED0_MODE_SHIFT 0
377 #define E1000_LEDCTL_LED0_IVRT      0x00000040
378 #define E1000_LEDCTL_LED0_BLINK     0x00000080

380 #define E1000_LEDCTL_MODE_LINK_UP  0x2
381 #define E1000_LEDCTL_MODE_LED_ON   0xE
382 #define E1000_LEDCTL_MODE_LED_OFF  0xF

384 /* Transmit Descriptor bit definitions */
385 #define E1000_TXD_DTYP_D            0x00100000 /* Data Descriptor */
386 #define E1000_TXD_DTYP_C            0x00000000 /* Context Descriptor */
387 #define E1000_TXD_POPTS_IXSM       0x01 /* Insert IP checksum */
388 #define E1000_TXD_POPTS_TXSM       0x02 /* Insert TCP/UDP checksum */
389 #define E1000_TXD_CMD_EOP           0x01000000 /* End of Packet */
390 #define E1000_TXD_CMD_IFCS         0x02000000 /* Insert FCS (Ethernet CRC) */

```



```

391 #define E1000_TXD_CMD_IC      0x04000000 /* Insert Checksum */
392 #define E1000_TXD_CMD_RS      0x08000000 /* Report Status */
393 #define E1000_TXD_CMD_RPS     0x10000000 /* Report Packet Sent */
394 #define E1000_TXD_CMD_DEXT    0x20000000 /* Desc extension (0 = legacy) */
395 #define E1000_TXD_CMD_VLE     0x40000000 /* Add VLAN tag */
396 #define E1000_TXD_CMD_IDE     0x80000000 /* Enable Tidv register */
397 #define E1000_TXD_STAT_DD     0x00000001 /* Descriptor Done */
398 #define E1000_TXD_STAT_EC     0x00000002 /* Excess Collisions */
399 #define E1000_TXD_STAT_LC     0x00000004 /* Late Collisions */
400 #define E1000_TXD_STAT_TU     0x00000008 /* Transmit underrun */
401 #define E1000_TXD_CMD_TCP     0x01000000 /* TCP packet */
402 #define E1000_TXD_CMD_IP      0x02000000 /* IP packet */
403 #define E1000_TXD_CMD_TSE     0x04000000 /* TCP Seg enable */
404 #define E1000_TXD_STAT_TC     0x00000004 /* Tx Underrun */
405 #define E1000_TXD_EXTCMD_TSTAMP 0x00000010 /* IEEE1588 Timestamp packet */

407 /* Transmit Control */
408 #define E1000_TCTL_EN         0x00000002 /* enable Tx */
409 #define E1000_TCTL_PSP       0x00000008 /* pad short packets */
410 #define E1000_TCTL_CT        0x000000ff /* collision threshold */
411 #define E1000_TCTL_COLD      0x003ff000 /* collision distance */
412 #define E1000_TCTL_RTLC      0x01000000 /* Re-transmit on late collision */
413 #define E1000_TCTL_MULR      0x10000000 /* Multiple request support */

415 /* Transmit Arbitration Count */
416 #define E1000_TARC0_ENABLE    0x00000400 /* Enable Tx Queue 0 */

418 /* SerDes Control */
419 #define E1000_SCTL_DISABLE_SERDES_LOOPBACK 0x0400
420 #define E1000_SCTL_ENABLE_SERDES_LOOPBACK 0x0410

422 /* Receive Checksum Control */
423 #define E1000_RXCSUM_IPOFL    0x00000100 /* IPv4 checksum offload */
424 #define E1000_RXCSUM_TUOFL    0x00000200 /* TCP / UDP checksum offload */
425 #define E1000_RXCSUM_CRCOFL   0x00000800 /* CRC32 offload enable */
426 #define E1000_RXCSUM_IPPCSE   0x00001000 /* IP payload checksum enable */
427 #define E1000_RXCSUM_PCSD     0x00002000 /* packet checksum disabled */

429 /* Header split receive */
430 #define E1000_RFCTL_NFSW_DIS   0x00000040
431 #define E1000_RFCTL_NFSR_DIS   0x00000080
432 #define E1000_RFCTL_ACK_DIS    0x00001000
433 #define E1000_RFCTL_EXTEN      0x00008000
434 #define E1000_RFCTL_IPV6_EX_DIS 0x00010000
435 #define E1000_RFCTL_NEW_IPV6_EXT_DIS 0x00020000
436 #define E1000_RFCTL_LEF        0x00040000

438 /* Collision related configuration parameters */
439 #define E1000_COLLISION_THRESHOLD 15
440 #define E1000_CT_SHIFT          4
441 #define E1000_COLLISION_DISTANCE 63
442 #define E1000_COLD_SHIFT        12

444 /* Default values for the transmit IPG register */
445 #define DEFAULT_82542_TIPG_IPGT 10
446 #define DEFAULT_82543_TIPG_IPGT_FIBER 9
447 #define DEFAULT_82543_TIPG_IPGT_COPPER 8

449 #define E1000_TIPG_IPGT_MASK    0x000003FF

451 #define DEFAULT_82542_TIPG_IPGR1 2
452 #define DEFAULT_82543_TIPG_IPGR1 8
453 #define E1000_TIPG_IPGR1_SHIFT 10

455 #define DEFAULT_82542_TIPG_IPGR2 10
456 #define DEFAULT_82543_TIPG_IPGR2 6

```

```

457 #define DEFAULT_80003ES2LAN_TIPG_IPGR2 7
458 #define E1000_TIPG_IPGR2_SHIFT 20

460 /* Ethertype field values */
461 #define ETHERNET_IEEE_VLAN_TYPE 0x8100 /* 802.3ac packet */

463 #define ETHERNET_FCS_SIZE 4
464 #define MAX_JUMBO_FRAME_SIZE 0x3F00

466 /* Extended Configuration Control and Size */
467 #define E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP 0x00000020
468 #define E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE 0x00000001
469 #define E1000_EXTCNF_CTRL_OEM_WRITE_ENABLE 0x00000008
470 #define E1000_EXTCNF_CTRL_SWFLAG 0x00000020
471 #define E1000_EXTCNF_CTRL_GATE_PHY_CFG 0x00000080
472 #define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_MASK 0x00FF0000
473 #define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_SHIFT 16
474 #define E1000_EXTCNF_CTRL_EXT_CNF_POINTER_MASK 0x0FFF0000
475 #define E1000_EXTCNF_CTRL_EXT_CNF_POINTER_SHIFT 16

477 #define E1000_PHY_CTRL_D0A_LPLU 0x00000002
478 #define E1000_PHY_CTRL_NOND0A_LPLU 0x00000004
479 #define E1000_PHY_CTRL_NOND0A_GBE_DISABLE 0x00000008
480 #define E1000_PHY_CTRL_GBE_DISABLE 0x00000040

482 #define E1000_KABGTXD_BGSQ_LBIAS 0x00050000

484 /* Low Power IDLE Control */
485 #define E1000_LPIC_LPIET_SHIFT 24 /* Low Power Idle Entry Time */

487 /* PBA constants */
488 #define E1000_PBA_8K 0x0008 /* 8KB */
489 #define E1000_PBA_10K 0x000A /* 10KB */
490 #define E1000_PBA_12K 0x000C /* 12KB */
491 #define E1000_PBA_14K 0x000E /* 14KB */
492 #define E1000_PBA_16K 0x0010 /* 16KB */
493 #define E1000_PBA_18K 0x0012
494 #define E1000_PBA_20K 0x0014
495 #define E1000_PBA_22K 0x0016
496 #define E1000_PBA_24K 0x0018
497 #define E1000_PBA_26K 0x001A
498 #define E1000_PBA_30K 0x001E
499 #define E1000_PBA_32K 0x0020
500 #define E1000_PBA_34K 0x0022
501 #define E1000_PBA_35K 0x0023
502 #define E1000_PBA_38K 0x0026
503 #define E1000_PBA_40K 0x0028
504 #define E1000_PBA_48K 0x0030 /* 48KB */
505 #define E1000_PBA_64K 0x0040 /* 64KB */

507 #define E1000_PBA_RXA_MASK 0xFFFF

509 #define E1000_PBS_16K E1000_PBA_16K

511 /* Uncorrectable/correctable ECC Error counts and enable bits */
512 #define E1000_PBECCSTS_CORR_ERR_CNT_MASK 0x000000FF
513 #define E1000_PBECCSTS_UNCORR_ERR_CNT_MASK 0x0000FF00
514 #define E1000_PBECCSTS_UNCORR_ERR_CNT_SHIFT 8
515 #define E1000_PBECCSTS_ECC_ENABLE 0x00010000

517 #define IFS_MAX 80
518 #define IFS_MIN 40
519 #define IFS_RATIO 4
520 #define IFS_STEP 10
521 #define MIN_NUM_XMITS 1000

```

```

523 /* SW Semaphore Register */
524 #define E1000_SWSM_SMBI      0x00000001 /* Driver Semaphore bit */
525 #define E1000_SWSM_SWESMBI  0x00000002 /* FW Semaphore bit */
526 #define E1000_SWSM_DRV_LOAD 0x00000008 /* Driver Loaded Bit */

528 #define E1000_SWSM2_LOCK     0x00000002 /* Secondary driver semaphore bit */

530 /* Interrupt Cause Read */
531 #define E1000_ICR_TXDW       0x00000001 /* Transmit desc written back */
532 #define E1000_ICR_TXQE      0x00000002 /* Transmit Queue empty */
533 #define E1000_ICR_LSC       0x00000004 /* Link Status Change */
534 #define E1000_ICR_RXSEQ     0x00000008 /* Rx sequence error */
535 #define E1000_ICR_RXDMT0    0x00000010 /* Rx desc min. threshold (0) */
536 #define E1000_ICR_RXO       0x00000040 /* Rx overrun */
537 #define E1000_ICR_RXT0      0x00000080 /* Rx timer intr (ring 0) */
538 #define E1000_ICR_VMMB      0x00000100 /* VM MB event */
539 #define E1000_ICR_RXCFG     0x00000400 /* Rx /c/ ordered set */
540 #define E1000_ICR_GPI_EN0    0x00000800 /* GP Int 0 */
541 #define E1000_ICR_GPI_EN1    0x00001000 /* GP Int 1 */
542 #define E1000_ICR_GPI_EN2    0x00002000 /* GP Int 2 */
543 #define E1000_ICR_GPI_EN3    0x00004000 /* GP Int 3 */
544 #define E1000_ICR_TXD_LOW   0x00008000
545 #define E1000_ICR_MNG       0x00040000 /* Manageability event */
546 #define E1000_ICR_ECCER     0x00400000 /* Uncorrectable ECC Error */
547 #define E1000_ICR_TS        0x00080000 /* Time Sync Interrupt */
548 #define E1000_ICR_DRSTA     0x40000000 /* Device Reset Asserted */
549 /* If this bit asserted, the driver should claim the interrupt */
550 #define E1000_ICR_INT_ASSERTED 0x80000000
551 #define E1000_ICR_DOUTSYNC   0x10000000 /* NIC DMA out of sync */
552 #define E1000_ICR_RXQ0      0x00100000 /* Rx Queue 0 Interrupt */
553 #define E1000_ICR_RXQ1      0x00200000 /* Rx Queue 1 Interrupt */
554 #define E1000_ICR_TXQ0      0x00400000 /* Tx Queue 0 Interrupt */
555 #define E1000_ICR_TXQ1      0x00800000 /* Tx Queue 1 Interrupt */
556 #define E1000_ICR_OTHER     0x01000000 /* Other Interrupts */
557 #define E1000_ICR_FER       0x00400000 /* Fatal Error */

559 #define E1000_ICR_THS        0x00800000 /* ICR.THS: Thermal Sensor Event */
560 #define E1000_ICR_MDDDET    0x10000000 /* Malicious Driver Detect */

562 #define E1000_ITR_MASK      0x000FFFFF /* ITR value bitfield */
563 #define E1000_ITR_MULT     256 /* ITR multplier in nsec */

565 /* PBA ECC Register */
566 #define E1000_PBA_ECC_COUNTER_MASK 0xFFFF0000 /* ECC counter mask */
567 #define E1000_PBA_ECC_COUNTER_SHIFT 20 /* ECC counter shift value */
568 #define E1000_PBA_ECC_CORR_EN 0x00000001 /* Enable ECC error correction */
569 #define E1000_PBA_ECC_STAT_CLR 0x00000002 /* Clear ECC error counter */
570 #define E1000_PBA_ECC_INT_EN 0x00000004 /* Enable ICR bit 5 on ECC error */

572 /* Extended Interrupt Cause Read */
573 #define E1000_EICR_RX_QUEUE0 0x00000001 /* Rx Queue 0 Interrupt */
574 #define E1000_EICR_RX_QUEUE1 0x00000002 /* Rx Queue 1 Interrupt */
575 #define E1000_EICR_RX_QUEUE2 0x00000004 /* Rx Queue 2 Interrupt */
576 #define E1000_EICR_RX_QUEUE3 0x00000008 /* Rx Queue 3 Interrupt */
577 #define E1000_EICR_TX_QUEUE0 0x00000100 /* Tx Queue 0 Interrupt */
578 #define E1000_EICR_TX_QUEUE1 0x00000200 /* Tx Queue 1 Interrupt */
579 #define E1000_EICR_TX_QUEUE2 0x00000400 /* Tx Queue 2 Interrupt */
580 #define E1000_EICR_TX_QUEUE3 0x00000800 /* Tx Queue 3 Interrupt */
581 #define E1000_EICR_TCP_TIMER 0x40000000 /* TCP Timer */
582 #define E1000_EICR_OTHER     0x80000000 /* Interrupt Cause Active */
583 /* TCP Timer */
584 #define E1000_TCPTIMER_KS     0x00000100 /* KickStart */
585 #define E1000_TCPTIMER_COUNT_ENABLE 0x00000200 /* Count Enable */
586 #define E1000_TCPTIMER_COUNT_FINISH 0x00000400 /* Count finish */
587 #define E1000_TCPTIMER_LOOP  0x00000800 /* Loop */

```

```

589 /* This defines the bits that are set in the Interrupt Mask
590 * Set/Read Register. Each bit is documented below:
591 *   o RXT0 = Receiver Timer Interrupt (ring 0)
592 *   o TXDW = Transmit Descriptor Written Back
593 *   o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)
594 *   o RXSEQ = Receive Sequence Error
595 *   o LSC = Link Status Change
596 */
597 #define IMS_ENABLE_MASK ( \
598     E1000_IMS_RXT0      \
599     E1000_IMS_TXDW      \
600     E1000_IMS_RXDMT0   \
601     E1000_IMS_RXSEQ    \
602     E1000_IMS_LSC)

604 /* Interrupt Mask Set */
605 #define E1000_IMS_TXDW      E1000_ICR_TXDW /* Tx desc written back */
606 #define E1000_IMS_TXQE     E1000_ICR_TXQE /* Transmit Queue empty */
607 #define E1000_IMS_LSC      E1000_ICR_LSC /* Link Status Change */
608 #define E1000_IMS_VMMB     E1000_ICR_VMMB /* Mail box activity */
609 #define E1000_IMS_RXSEQ    E1000_ICR_RXSEQ /* Rx sequence error */
610 #define E1000_IMS_RXDMT0   E1000_ICR_RXDMT0 /* Rx desc min. threshold */
611 #define E1000_IMS_RXO      E1000_ICR_RXO /* Rx overrun */
612 #define E1000_IMS_RXT0     E1000_ICR_RXT0 /* Rx timer intr */
613 #define E1000_IMS_TXD_LOW  E1000_ICR_TXD_LOW
614 #define E1000_IMS_ECCER    E1000_ICR_ECCER /* Uncorrectable ECC Error */
615 #define E1000_IMS_TS       E1000_ICR_TS /* Time Sync Interrupt */
616 #define E1000_IMS_DRSTA    E1000_ICR_DRSTA /* Device Reset Asserted */
617 #define E1000_IMS_DOUTSYNC E1000_ICR_DOUTSYNC /* NIC DMA out of sync */
618 #define E1000_IMS_RXQ0     E1000_ICR_RXQ0 /* Rx Queue 0 Interrupt */
619 #define E1000_IMS_RXQ1     E1000_ICR_RXQ1 /* Rx Queue 1 Interrupt */
620 #define E1000_IMS_TXQ0     E1000_ICR_TXQ0 /* Tx Queue 0 Interrupt */
621 #define E1000_IMS_TXQ1     E1000_ICR_TXQ1 /* Tx Queue 1 Interrupt */
622 #define E1000_IMS_OTHER    E1000_ICR_OTHER /* Other Interrupts */
623 #define E1000_IMS_FER      E1000_ICR_FER /* Fatal Error */

625 #define E1000_IMS_THS       E1000_ICR_THS /* ICR.THS: Thermal Sensor Event */
626 #define E1000_IMS_MDDDET   E1000_ICR_MDDDET /* Malicious Driver Detect */
627 /* Extended Interrupt Mask Set */
628 #define E1000_EIMS_RX_QUEUE0 E1000_EICR_RX_QUEUE0 /* Rx Queue 0 Interrupt */
629 #define E1000_EIMS_RX_QUEUE1 E1000_EICR_RX_QUEUE1 /* Rx Queue 1 Interrupt */
630 #define E1000_EIMS_RX_QUEUE2 E1000_EICR_RX_QUEUE2 /* Rx Queue 2 Interrupt */
631 #define E1000_EIMS_RX_QUEUE3 E1000_EICR_RX_QUEUE3 /* Rx Queue 3 Interrupt */
632 #define E1000_EIMS_TX_QUEUE0 E1000_EICR_TX_QUEUE0 /* Tx Queue 0 Interrupt */
633 #define E1000_EIMS_TX_QUEUE1 E1000_EICR_TX_QUEUE1 /* Tx Queue 1 Interrupt */
634 #define E1000_EIMS_TX_QUEUE2 E1000_EICR_TX_QUEUE2 /* Tx Queue 2 Interrupt */
635 #define E1000_EIMS_TX_QUEUE3 E1000_EICR_TX_QUEUE3 /* Tx Queue 3 Interrupt */
636 #define E1000_EIMS_TCP_TIMER E1000_EICR_TCP_TIMER /* TCP Timer */
637 #define E1000_EIMS_OTHER     E1000_EICR_OTHER /* Interrupt Cause Active */

639 /* Interrupt Cause Set */
640 #define E1000_ICL_LSC       E1000_ICR_LSC /* Link Status Change */
641 #define E1000_ICL_RXSEQ     E1000_ICR_RXSEQ /* Rx sequence error */
642 #define E1000_ICL_RXDMT0    E1000_ICR_RXDMT0 /* Rx desc min. threshold */

644 /* Extended Interrupt Cause Set */
645 #define E1000_EICL_RX_QUEUE0 E1000_EICR_RX_QUEUE0 /* Rx Queue 0 Interrupt */
646 #define E1000_EICL_RX_QUEUE1 E1000_EICR_RX_QUEUE1 /* Rx Queue 1 Interrupt */
647 #define E1000_EICL_RX_QUEUE2 E1000_EICR_RX_QUEUE2 /* Rx Queue 2 Interrupt */
648 #define E1000_EICL_RX_QUEUE3 E1000_EICR_RX_QUEUE3 /* Rx Queue 3 Interrupt */
649 #define E1000_EICL_TX_QUEUE0 E1000_EICR_TX_QUEUE0 /* Tx Queue 0 Interrupt */
650 #define E1000_EICL_TX_QUEUE1 E1000_EICR_TX_QUEUE1 /* Tx Queue 1 Interrupt */
651 #define E1000_EICL_TX_QUEUE2 E1000_EICR_TX_QUEUE2 /* Tx Queue 2 Interrupt */
652 #define E1000_EICL_TX_QUEUE3 E1000_EICR_TX_QUEUE3 /* Tx Queue 3 Interrupt */
653 #define E1000_EICL_TCP_TIMER E1000_EICR_TCP_TIMER /* TCP Timer */
654 #define E1000_EICL_OTHER     E1000_EICR_OTHER /* Interrupt Cause Active */

```

```

656 #define E1000_EITR_I TR_INT_MASK 0x0000FFFF
657 /* E1000_EITR_CNT_IGNORE is only for 82576 and newer */
658 #define E1000_EITR_CNT_IGNORE 0x80000000 /* Don't reset counters on write */
659 #define E1000_EITR_INTERVAL 0x00007FFC

661 /* Transmit Descriptor Control */
662 #define E1000_TXDCTL_PTHRESH 0x0000003F /* TXDCTL Prefetch Threshold */
663 #define E1000_TXDCTL_HTHRESH 0x00003F00 /* TXDCTL Host Threshold */
664 #define E1000_TXDCTL_WTHRESH 0x003F0000 /* TXDCTL Writeback Threshold */
665 #define E1000_TXDCTL_GRAN 0x01000000 /* TXDCTL Granularity */
666 #define E1000_TXDCTL_FULL_TX_DESC_WB 0x01010000 /* GRAN=1, WTHRESH=1 */
667 #define E1000_TXDCTL_MAX_TX_DESC_PREFETCH 0x0100001F /* GRAN=1, PTHRESH=31 */
668 /* Enable the counting of descriptors still to be processed. */
669 #define E1000_TXDCTL_COUNT_DESC 0x00400000

671 /* Flow Control Constants */
672 #define FLOW_CONTROL_ADDRESS_LOW 0x00C28001
673 #define FLOW_CONTROL_ADDRESS_HIGH 0x00000100
674 #define FLOW_CONTROL_TYPE 0x8808

676 /* 802.1q VLAN Packet Size */
677 #define VLAN_TAG_SIZE 4 /* 802.3ac tag (not DMA'd) */
678 #define E1000_VLAN_FILTER_TBL_SIZE 128 /* VLAN Filter Table (4096 bits) */

680 /* Receive Address
681 * Number of high/low register pairs in the RAR. The RAR (Receive Address
682 * Registers) holds the directed and multicast addresses that we monitor.
683 * Technically, we have 16 spots. However, we reserve one of these spots
684 * (RAR[15]) for our directed address used by controllers with
685 * manageability enabled, allowing us room for 15 multicast addresses.
686 */
687 #define E1000_RAR_ENTRIES 15
688 #define E1000_RAH_AV 0x80000000 /* Receive descriptor valid */
689 #define E1000_RAL_MAC_ADDR_LEN 4
690 #define E1000_RAH_MAC_ADDR_LEN 2
691 #define E1000_RAH_QUEUE_MASK_82575 0x000C0000
692 #define E1000_RAH_POOL_1 0x00040000

694 /* Error Codes */
695 #define E1000_SUCCESS 0
696 #define E1000_ERR_NVM 1
697 #define E1000_ERR_PHY 2
698 #define E1000_ERR_CONFIG 3
699 #define E1000_ERR_PARAM 4
700 #define E1000_ERR_MAC_INIT 5
701 #define E1000_ERR_PHY_TYPE 6
702 #define E1000_ERR_RESET 9
703 #define E1000_ERR_MASTER_REQUESTS_PENDING 10
704 #define E1000_ERR_HOST_INTERFACE_COMMAND 11
705 #define E1000_BLK_PHY_RESET 12
706 #define E1000_ERR_SWFW_SYNC 13
707 #define E1000_NOT_IMPLEMENTED 14
708 #define E1000_ERR_MBX 15
709 #define E1000_ERR_INVALID_ARGUMENT 16
710 #define E1000_ERR_NO_SPACE 17
711 #define E1000_ERR_NVM_PBA_SECTION 18
712 #define E1000_ERR_I2C 19
713 #define E1000_ERR_INVM_VALUE_NOT_FOUND 20

715 /* Loop limit on how long we wait for auto-negotiation to complete */
716 #define FIBER_LINK_UP_LIMIT 50
717 #define COPPER_LINK_UP_LIMIT 10
718 #define PHY_AUTO_NEG_LIMIT 45
719 #define PHY_FORCE_LIMIT 20
720 /* Number of 100 microseconds we wait for PCI Express master disable */

```

```

721 #define MASTER_DISABLE_TIMEOUT 800
722 /* Number of milliseconds we wait for PHY configuration done after MAC reset */
723 #define PHY_CFG_TIMEOUT 100
724 /* Number of 2 milliseconds we wait for acquiring MDIO ownership. */
725 #define MDIO_OWNERSHIP_TIMEOUT 10
726 /* Number of milliseconds for NVM auto read done after MAC reset. */
727 #define AUTO_READ_DONE_TIMEOUT 10

729 /* Flow Control */
730 #define E1000_FCRTL_RTH 0x0000FFF8 /* Mask Bits[15:3] for RTH */
731 #define E1000_FCRTL_RTL 0x0000FFF8 /* Mask Bits[15:3] for RTL */
732 #define E1000_FCRTL_XONE 0x80000000 /* Enable XON frame transmission */

734 /* Transmit Configuration Word */
735 #define E1000_TXCW_FD 0x00000020 /* TXCW full duplex */
736 #define E1000_TXCW_PAUSE 0x00000080 /* TXCW sym pause request */
737 #define E1000_TXCW_ASM_DIR 0x00000100 /* TXCW astm pause direction */
738 #define E1000_TXCW_PAUSE_MASK 0x00000180 /* TXCW pause request mask */
739 #define E1000_TXCW_ANE 0x80000000 /* Auto-neg enable */

741 /* Receive Configuration Word */
742 #define E1000_RXCW_CW 0x0000ffff /* RxConfigWord mask */
743 #define E1000_RXCW_IV 0x08000000 /* Receive config invalid */
744 #define E1000_RXCW_C 0x20000000 /* Receive config */
745 #define E1000_RXCW_SYNCH 0x40000000 /* Receive config synch */

747 #define E1000_TSNCTXCTL_VALID 0x00000001 /* Tx timestamp valid */
748 #define E1000_TSNCTXCTL_ENABLED 0x00000010 /* enable Tx timestamping */

750 #define E1000_TSNCRXCTL_VALID 0x00000001 /* Rx timestamp valid */
751 #define E1000_TSNCRXCTL_TYPE_MASK 0x0000000E /* Rx type mask */
752 #define E1000_TSNCRXCTL_TYPE_L2_V2 0x00
753 #define E1000_TSNCRXCTL_TYPE_L4_V1 0x02
754 #define E1000_TSNCRXCTL_TYPE_L2_L4_V2 0x04
755 #define E1000_TSNCRXCTL_TYPE_ALL 0x08
756 #define E1000_TSNCRXCTL_TYPE_EVENT_V2 0x0A
757 #define E1000_TSNCRXCTL_ENABLED 0x00000010 /* enable Rx timestamping */
758 #define E1000_TSNCRXCTL_SYSCFI 0x00000020 /* Sys clock frequency */

760 #define E1000_RXMTRL_PTP_V1_SYNC_MESSAGE 0x00000000
761 #define E1000_RXMTRL_PTP_V1_DELAY_REQ_MESSAGE 0x00010000

763 #define E1000_RXMTRL_PTP_V2_SYNC_MESSAGE 0x00000000
764 #define E1000_RXMTRL_PTP_V2_DELAY_REQ_MESSAGE 0x01000000

766 #define E1000_TSNCRXCFG_PTP_V1_CTRLT_MASK 0x000000FF
767 #define E1000_TSNCRXCFG_PTP_V1_SYNC_MESSAGE 0x00
768 #define E1000_TSNCRXCFG_PTP_V1_DELAY_REQ_MESSAGE 0x01
769 #define E1000_TSNCRXCFG_PTP_V1_FOLLOWUP_MESSAGE 0x02
770 #define E1000_TSNCRXCFG_PTP_V1_DELAY_RESP_MESSAGE 0x03
771 #define E1000_TSNCRXCFG_PTP_V1_MANAGEMENT_MESSAGE 0x04

773 #define E1000_TSNCRXCFG_PTP_V2_MSGID_MASK 0x00000F00
774 #define E1000_TSNCRXCFG_PTP_V2_SYNC_MESSAGE 0x0000
775 #define E1000_TSNCRXCFG_PTP_V2_DELAY_REQ_MESSAGE 0x0100
776 #define E1000_TSNCRXCFG_PTP_V2_PATH_DELAY_REQ_MESSAGE 0x0200
777 #define E1000_TSNCRXCFG_PTP_V2_PATH_DELAY_RESP_MESSAGE 0x0300
778 #define E1000_TSNCRXCFG_PTP_V2_FOLLOWUP_MESSAGE 0x0800
779 #define E1000_TSNCRXCFG_PTP_V2_DELAY_RESP_MESSAGE 0x0900
780 #define E1000_TSNCRXCFG_PTP_V2_PATH_DELAY_FOLLOWUP_MESSAGE 0x0A00
781 #define E1000_TSNCRXCFG_PTP_V2_ANNOUNCE_MESSAGE 0x0B00
782 #define E1000_TSNCRXCFG_PTP_V2_SIGNALLING_MESSAGE 0x0C00
783 #define E1000_TSNCRXCFG_PTP_V2_MANAGEMENT_MESSAGE 0x0D00

785 #define E1000_TIMINCA_16NS_SHIFT 24
786 #define E1000_TIMINCA_INCPERIOD_SHIFT 24

```

```

787 #define E1000_TIMINCA_INCVALUE_MASK    0x00FFFFFF
789 #define E1000_TSICR_TXTS                0x00000002
790 #define E1000_TSIM_TXTS                 0x00000002
791 /* TUPLE Filtering Configuration */
792 #define E1000_TTQF_DISABLE_MASK        0xF0008000 /* TTQF Disable Mask */
793 #define E1000_TTQF_QUEUE_ENABLE       0x100 /* TTQF Queue Enable Bit */
794 #define E1000_TTQF_PROTOCOL_MASK      0xFF /* TTQF Protocol Mask */
795 /* TTQF TCP Bit, shift with E1000_TTQF_PROTOCOL_SHIFT */
796 #define E1000_TTQF_PROTOCOL_TCP       0x0
797 /* TTQF UDP Bit, shift with E1000_TTQF_PROTOCOL_SHIFT */
798 #define E1000_TTQF_PROTOCOL_UDP       0x1
799 /* TTQF SCTP Bit, shift with E1000_TTQF_PROTOCOL_SHIFT */
800 #define E1000_TTQF_PROTOCOL_SCTP      0x2
801 #define E1000_TTQF_PROTOCOL_SHIFT     5 /* TTQF Protocol Shift */
802 #define E1000_TTQF_QUEUE_SHIFT        16 /* TTQF Queue Shift */
803 #define E1000_TTQF_RX_QUEUE_MASK      0x70000 /* TTQF Queue Mask */
804 #define E1000_TTQF_MASK_ENABLE        0x10000000 /* TTQF Mask Enable Bit */
805 #define E1000_IMIR_CLEAR_MASK         0xF001FFFF /* IMIR Reg Clear Mask */
806 #define E1000_IMIR_PORT_BYPASS        0x20000 /* IMIR Port Bypass Bit */
807 #define E1000_IMIR_PRIORITY_SHIFT     29 /* IMIR Priority Shift */
808 #define E1000_IMIREXT_CLEAR_MASK      0x7FFFF /* IMIREXT Reg Clear Mask */

810 #define E1000_MDICNFG_EXT_MDIO        0x80000000 /* MDI ext/int destination */
811 #define E1000_MDICNFG_COM_MDIO        0x40000000 /* MDI shared w/ lan 0 */
812 #define E1000_MDICNFG_PHY_MASK       0x03E00000
813 #define E1000_MDICNFG_PHY_SHIFT       21

815 #define E1000_THSTAT_LOW_EVENT        0x20000000 /* Low thermal threshold */
816 #define E1000_THSTAT_MID_EVENT        0x00200000 /* Mid thermal threshold */
817 #define E1000_THSTAT_HIGH_EVENT       0x00002000 /* High thermal threshold */
818 #define E1000_THSTAT_PWR_DOWN         0x00000001 /* Power Down Event */
819 #define E1000_THSTAT_LINK_THROTTLE    0x00000002 /* Link Spd Throttle Event */

821 /* I350 EEE defines */
822 #define E1000_IPCNFG_EEE_1G_AN        0x00000008 /* IPCNFG EEE Ena 1G AN */
823 #define E1000_IPCNFG_EEE_100M_AN     0x00000004 /* IPCNFG EEE Ena 100M AN */
824 #define E1000_EEER_TX_LPI_EN         0x00010000 /* EEER Tx LPI Enable */
825 #define E1000_EEER_RX_LPI_EN         0x00020000 /* EEER Rx LPI Enable */
826 #define E1000_EEER_LPI_FC             0x00040000 /* EEER Ena on Flow Cntrl */
827 /* EEE status */
828 #define E1000_EEER_EEE_NEG            0x20000000 /* EEE capability nego */
829 #define E1000_EEER_RX_LPI_STATUS      0x40000000 /* Rx in LPI state */
830 #define E1000_EEER_TX_LPI_STATUS      0x80000000 /* Tx in LPI state */
831 #define E1000_EEE_LP_ADV_ADDR_I350    0x040F /* EEE LP Advertisement */
832 #define E1000_M88E1543_PAGE_ADDR      0x16 /* Page Offset Register */
833 #define E1000_M88E1543_EEE_CTRL_1     0x0
834 #define E1000_M88E1543_EEE_CTRL_1_MS  0x0001 /* EEE Master/Slave */
835 #define E1000_EEE_ADV_DEV_I354        7
836 #define E1000_EEE_ADV_ADDR_I354       60
837 #define E1000_EEE_ADV_100_SUPPORTED    (1 << 1) /* 100BaseTx EEE Supported */
838 #define E1000_EEE_ADV_1000_SUPPORTED  (1 << 2) /* 1000BaseT EEE Supported */
839 #define E1000_PCS_STATUS_DEV_I354     3
840 #define E1000_PCS_STATUS_ADDR_I354    1
841 #define E1000_PCS_STATUS_RX_LPI_RCVD  0x0400
842 #define E1000_PCS_STATUS_TX_LPI_RCVD  0x0800

844 #define E1000_EEE_SU_LPI_CLK_STP      0x00800000 /* EEE LPI Clock Stop */
845 /* PCI Express Control */
846 #define E1000_GCR_RXD_NO_SNOOP        0x00000001
847 #define E1000_GCR_RXDSCW_NO_SNOOP    0x00000002
848 #define E1000_GCR_RXDSCR_NO_SNOOP    0x00000004
849 #define E1000_GCR_TXD_NO_SNOOP       0x00000008
850 #define E1000_GCR_TXDSCW_NO_SNOOP    0x00000010
851 #define E1000_GCR_TXDSCR_NO_SNOOP    0x00000020
852 #define E1000_GCR_CMPL_TMOU_MASK     0x0000F000

```

```

853 #define E1000_GCR_CMPL_TMOU_10ms     0x00001000
854 #define E1000_GCR_CMPL_TMOU_RESEND  0x00010000
855 #define E1000_GCR_CAP_VER2           0x00040000

858 #define PCIE_NO_SNOOP_ALL             (E1000_GCR_RXD_NO_SNOOP | \
859                                       E1000_GCR_RXDSCW_NO_SNOOP | \
860                                       E1000_GCR_RXDSCR_NO_SNOOP | \
861                                       E1000_GCR_TXD_NO_SNOOP | \
862                                       E1000_GCR_TXDSCW_NO_SNOOP | \
863                                       E1000_GCR_TXDSCR_NO_SNOOP)

865 #define E1000_MMDAC_FUNC_DATA         0x4000 /* Data, no post increment */

867 /* mPHY address control and data registers */
868 #define E1000_MPHY_ADDR_CTL           0x0024 /* Address Control Reg */
869 #define E1000_MPHY_ADDR_CTL_OFFSET_MASK 0xFFFF0000
870 #define E1000_MPHY_DATA               0x0E10 /* Data Register */

872 /* AFE CSR Offset for PCS CLK */
873 #define E1000_MPHY_PCS_CLK_REG_OFFSET 0x0004
874 /* Override for near end digital loopback */
875 #define E1000_MPHY_PCS_CLK_REG_DIGINELBEN 0x10

877 /* PHY Control Register */
878 #define MII_CR_SPEED_SELECT_MSB      0x0040 /* bits 6,13: 10=1000, 01=100, 00=10 */
879 #define MII_CR_COLL_TEST_ENABLE      0x0080 /* Collision test enable */
880 #define MII_CR_FULL_DUPLEX           0x0100 /* FDX =1, half duplex =0 */
881 #define MII_CR_RESTART_AUTO_NEG      0x0200 /* Restart auto negotiation */
882 #define MII_CR_ISOLATE               0x0400 /* Isolate PHY from MII */
883 #define MII_CR_POWER_DOWN            0x0800 /* Power down */
884 #define MII_CR_AUTO_NEG_EN           0x1000 /* Auto Neg Enable */
885 #define MII_CR_SPEED_SELECT_LSB      0x2000 /* bits 6,13: 10=1000, 01=100, 00=10 */
886 #define MII_CR_LOOPBACK              0x4000 /* 0 = normal, 1 = loopback */
887 #define MII_CR_RESET                 0x8000 /* 0 = normal, 1 = PHY reset */
888 #define MII_CR_SPEED_1000            0x0040
889 #define MII_CR_SPEED_10              0x2000
890 #define MII_CR_SPEED_100             0x0000

892 /* PHY Status Register */
893 #define MII_SR_EXTENDED_CAPS          0x0001 /* Extended register capabilities */
894 #define MII_SR_JABBER_DETECT          0x0002 /* Jabber Detected */
895 #define MII_SR_LINK_STATUS            0x0004 /* Link Status 1 = link */
896 #define MII_SR_AUTONEG_CAPS          0x0008 /* Auto Neg Capable */
897 #define MII_SR_REMOTE_FAULT          0x0010 /* Remote Fault Detect */
898 #define MII_SR_AUTONEG_COMPLETE      0x0020 /* Auto Neg Complete */
899 #define MII_SR_PREAMBLE_SUPPRESS     0x0040 /* Preamble may be suppressed */
900 #define MII_SR_EXTENDED_STATUS       0x0100 /* Ext. status info in Reg 0x0F */
901 #define MII_SR_100T2_HD_CAPS         0x0200 /* 100T2 Half Duplex Capable */
902 #define MII_SR_100T2_FD_CAPS         0x0400 /* 100T2 Full Duplex Capable */
903 #define MII_SR_10T_HD_CAPS           0x0800 /* 10T Half Duplex Capable */
904 #define MII_SR_10T_FD_CAPS           0x1000 /* 10T Full Duplex Capable */
905 #define MII_SR_100X_HD_CAPS          0x2000 /* 100X Half Duplex Capable */
906 #define MII_SR_100X_FD_CAPS          0x4000 /* 100X Full Duplex Capable */
907 #define MII_SR_100T4_CAPS            0x8000 /* 100T4 Capable */

909 /* Autoneg Advertisement Register */
910 #define NWAY_AR_SELECTOR_FIELD        0x0001 /* indicates IEEE 802.3 CSMA/CD */
911 #define NWAY_AR_10T_HD_CAPS          0x0020 /* 10T Half Duplex Capable */
912 #define NWAY_AR_10T_FD_CAPS          0x0040 /* 10T Full Duplex Capable */
913 #define NWAY_AR_100TX_HD_CAPS        0x0080 /* 100TX Half Duplex Capable */
914 #define NWAY_AR_100TX_FD_CAPS        0x0100 /* 100TX Full Duplex Capable */
915 #define NWAY_AR_100T4_CAPS           0x0200 /* 100T4 Capable */
916 #define NWAY_AR_PAUSE                 0x0400 /* Pause operation desired */
917 #define NWAY_AR_ASM_DIR               0x0800 /* Asymmetric Pause Direction bit */
918 #define NWAY_AR_REMOTE_FAULT          0x2000 /* Remote Fault detected */

```

```

919 #define NWAY_AR_NEXT_PAGE      0x8000    /* Next Page ability supported */

921 /* Link Partner Ability Register (Base Page) */
922 #define NWAY_LPAR_SELECTOR_FIELD 0x0000    /* LP protocol selector field */
923 #define NWAY_LPAR_10T_HD_CAPS    0x0020    /* LP 10T Half Dplx Capable */
924 #define NWAY_LPAR_10T_FD_CAPS    0x0040    /* LP 10T Full Dplx Capable */
925 #define NWAY_LPAR_100TX_HD_CAPS  0x0080    /* LP 100TX Half Dplx Capable */
926 #define NWAY_LPAR_100TX_FD_CAPS  0x0100    /* LP 100TX Full Dplx Capable */
927 #define NWAY_LPAR_100T4_CAPS    0x0200    /* LP is 100T4 Capable */
928 #define NWAY_LPAR_PAUSE         0x0400    /* LP Pause operation desired */
929 #define NWAY_LPAR_ASM_DIR       0x0800    /* LP Asym Pause Direction bit */
930 #define NWAY_LPAR_REMOTE_FAULT  0x2000    /* LP detected Remote Fault */
931 #define NWAY_LPAR_ACKNOWLEDGE   0x4000    /* LP rx'd link code word */
932 #define NWAY_LPAR_NEXT_PAGE     0x8000    /* Next Page ability supported */

934 /* Autoneg Expansion Register */
935 #define NWAY_ER_LP_NWAY_CAPS    0x0001    /* LP has Auto Neg Capability */
936 #define NWAY_ER_PAGE_RXD       0x0002    /* LP 10T Half Dplx Capable */
937 #define NWAY_ER_NEXT_PAGE_CAPS 0x0004    /* LP 10T Full Dplx Capable */
938 #define NWAY_ER_LP_NEXT_PAGE_CAPS 0x0008    /* LP 100TX Half Dplx Capable */
939 #define NWAY_ER_PAR_DETECT_FAULT 0x0010    /* LP 100TX Full Dplx Capable */

941 /* 1000BASE-T Control Register */
942 #define CR_1000T_ASYM_PAUSE     0x0080    /* Advertise asymmetric pause bit */
943 #define CR_1000T_HD_CAPS       0x0100    /* Advertise 1000T HD capability */
944 #define CR_1000T_FD_CAPS       0x0200    /* Advertise 1000T FD capability */
945 /* 1=Repeater/switch device port 0=DTE device */
946 #define CR_1000T_REPEATER_DTE  0x0400
947 /* 1=Configure PHY as Master 0=Configure PHY as Slave */
948 #define CR_1000T_MS_VALUE       0x0800
949 /* 1=Master/Slave manual config value 0=Automatic Master/Slave config */
950 #define CR_1000T_MS_ENABLE      0x1000
951 #define CR_1000T_TEST_MODE_NORMAL 0x0000    /* Normal Operation */
952 #define CR_1000T_TEST_MODE_1    0x2000    /* Transmit Waveform test */
953 #define CR_1000T_TEST_MODE_2    0x4000    /* Master Transmit Jitter test */
954 #define CR_1000T_TEST_MODE_3    0x6000    /* Slave Transmit Jitter test */
955 #define CR_1000T_TEST_MODE_4    0x8000    /* Transmitter Distortion test */

957 /* 1000BASE-T Status Register */
958 #define SR_1000T_IDLE_ERROR_CNT 0x00FF    /* Num idle err since last rd */
959 #define SR_1000T_ASYM_PAUSE_DIR 0x0100    /* LP asym pause direction bit */
960 #define SR_1000T_LP_HD_CAPS     0x0400    /* LP is 1000T HD capable */
961 #define SR_1000T_LP_FD_CAPS     0x0800    /* LP is 1000T FD capable */
962 #define SR_1000T_REMOTE_RX_STATUS 0x1000    /* Remote receiver OK */
963 #define SR_1000T_LOCAL_RX_STATUS 0x2000    /* Local receiver OK */
964 #define SR_1000T_MS_CONFIG_RES  0x4000    /* 1=Local Tx Master, 0=Slave */
965 #define SR_1000T_MS_CONFIG_FAULT 0x8000    /* Master/Slave config fault */

967 #define SR_1000T_PHY_EXCESSIVE_IDLE_ERR_COUNT 5

969 /* PHY 1000 MII Register/Bit Definitions */
970 /* PHY Registers defined by IEEE */
971 #define PHY_CONTROL              0x00    /* Control Register */
972 #define PHY_STATUS               0x01    /* Status Register */
973 #define PHY_ID1                  0x02    /* Phy Id Reg (word 1) */
974 #define PHY_ID2                  0x03    /* Phy Id Reg (word 2) */
975 #define PHY_AUTONEG_ADV          0x04    /* Autoneg Advertisement */
976 #define PHY_LP_ABILITY           0x05    /* Link Partner Ability (Base Page) */
977 #define PHY_AUTONEG_EXP         0x06    /* Autoneg Expansion Reg */
978 #define PHY_NEXT_PAGE_TX        0x07    /* Next Page Tx */
979 #define PHY_LP_NEXT_PAGE        0x08    /* Link Partner Next Page */
980 #define PHY_1000T_CTRL          0x09    /* 1000Base-T Control Reg */
981 #define PHY_1000T_STATUS        0x0A    /* 1000Base-T Status Reg */
982 #define PHY_EXT_STATUS          0x0F    /* Extended Status Reg */

984 #define PHY_CONTROL_LB          0x4000    /* PHY Loopback bit */

```

```

986 /* NVM Control */
987 #define E1000_EECD_SK           0x00000001    /* NVM Clock */
988 #define E1000_EECD_CS           0x00000002    /* NVM Chip Select */
989 #define E1000_EECD_DI           0x00000004    /* NVM Data In */
990 #define E1000_EECD_DO           0x00000008    /* NVM Data Out */
991 #define E1000_EECD_REQ          0x00000040    /* NVM Access Request */
992 #define E1000_EECD_GNT          0x00000080    /* NVM Access Grant */
993 #define E1000_EECD_PRES         0x00000100    /* NVM Present */
994 #define E1000_EECD_SIZE         0x00000200    /* NVM Size (0=64 word 1=256 word) */
995 #define E1000_EECD_BLOCKED      0x00008000    /* Bit banging access blocked flag */
996 #define E1000_EECD_ABORT        0x00010000    /* NVM operation aborted flag */
997 #define E1000_EECD_TIMEOUT      0x00020000    /* NVM read operation timeout flag */
998 #define E1000_EECD_ERROR_CLR    0x00040000    /* NVM error status clear bit */
999 /* NVM Addressing bits based on type 0=small, 1=large */
1000 #define E1000_EECD_ADDR_BITS    0x00000400
1001 #define E1000_EECD_TYPE         0x00002000    /* NVM Type (1-SPI, 0-Microwire) */
1002 #ifndef E1000_NVM_GRANT_ATTEMPTS
1003 #define E1000_NVM_GRANT_ATTEMPTS 1000    /* NVM # attempts to gain grant */
1004 #endif
1005 #define E1000_EECD_AUTO_RD       0x00000200    /* NVM Auto Read done */
1006 #define E1000_EECD_SIZE_EX_MASK 0x00007800    /* NVM Size */
1007 #define E1000_EECD_SIZE_EX_SHIFT 11
1008 #define E1000_EECD_FLUPD        0x00080000    /* Update FLASH */
1009 #define E1000_EECD_AUPDEN       0x00100000    /* Ena Auto FLASH update */
1010 #define E1000_EECD_SEC1VAL      0x00400000    /* Sector One Valid */
1011 #define E1000_EECD_SEC1VAL_VALID_MASK (E1000_EECD_AUTO_RD | E1000_EECD_PRES)
1012 #define E1000_EECD_FLUPD_I210  0x00800000    /* Update FLASH */
1013 #define E1000_EECD_FLUDONE_I210 0x04000000    /* Update FLASH done */
1014 #define E1000_EECD_FLASH_DETECTED_I210 0x00080000    /* FLASH detected */
1015 #define E1000_EECD_SEC1VAL_I210 0x02000000    /* Sector One Valid */
1016 #define E1000_FLUDONE_ATTEMPTS  20000
1017 #define E1000_EERD_EEWR_MAX_COUNT 512    /* buffered EEPROM words rw */
1018 #define E1000_I210_FIFO_SEL_RX  0x00
1019 #define E1000_I210_FIFO_SEL_TX_QAV(_i) (0x02 + (_i))
1020 #define E1000_I210_FIFO_SEL_TX_LEGACY E1000_I210_FIFO_SEL_TX_QAV(0)
1021 #define E1000_I210_FIFO_SEL_BMC20S_TX 0x06
1022 #define E1000_I210_FIFO_SEL_BMC20S_RX 0x01

1024 #define E1000_I210_FLASH_SECTOR_SIZE 0x1000    /* 4KB FLASH sector unit size */
1025 /* Secure FLASH mode requires removing Msb */
1026 #define E1000_I210_FW_PTR_MASK  0x7FFF
1027 /* Firmware code revision field word offset */
1028 #define E1000_I210_FW_VER_OFFSET 328

1030 #define E1000_NVM_RW_REG_DATA    16    /* Offset to data in NVM read/write regs */
1031 #define E1000_NVM_RW_REG_DONE    2    /* Offset to READ/WRITE done bit */
1032 #define E1000_NVM_RW_REG_START   1    /* Start operation */
1033 #define E1000_NVM_RW_ADDR_SHIFT  2    /* Shift to the address bits */
1034 #define E1000_NVM_POLL_WRITE     1    /* Flag for polling for write complete */
1035 #define E1000_NVM_POLL_READ      0    /* Flag for polling for read complete */
1036 #define E1000_FLASH_UPDATES      2000

1038 /* NVM Word Offsets */
1039 #define NVM_COMPAT                0x0003
1040 #define NVM_ID_LED_SETTINGS       0x0004
1041 #define NVM_VERSION               0x0005
1042 #define NVM_SERDES_AMPLITUDE      0x0006    /* SERDES output amplitude */
1043 #define NVM_PHY_CLASS_WORD        0x0007
1044 #define E1000_I210_NVM_FW_MODULE_PTR 0x0010
1045 #define E1000_I350_NVM_FW_MODULE_PTR 0x0051
1046 #define NVM_FUTURE_INIT_WORD1    0x0019
1047 #define NVM_MAC_ADDR              0x0000
1048 #define NVM_SUB_DEV_ID            0x000B
1049 #define NVM_SUB_VEN_ID            0x000C
1050 #define NVM_DEV_ID                0x000D

```

```

1051 #define NVM_VEN_ID 0x000E
1052 #define NVM_INIT_CTRL_2 0x000F
1053 #define NVM_INIT_CTRL_4 0x0013
1054 #define NVM_LED_1_CFG 0x001C
1055 #define NVM_LED_0_2_CFG 0x001F

1057 #define NVM_COMPAT_VALID_CSUM 0x0001
1058 #define NVM_FUTURE_INIT_WORD1_VALID_CSUM 0x0040

1060 #define NVM_INIT_CONTROL2_REG 0x000F
1061 #define NVM_INIT_CONTROL3_PORT_B 0x0014
1062 #define NVM_INIT_3GIO_3 0x001A
1063 #define NVM_SWDEF_PINS_CTRL_PORT_0 0x0020
1064 #define NVM_INIT_CONTROL3_PORT_A 0x0024
1065 #define NVM_CFG 0x0012
1066 #define NVM_ALT_MAC_ADDR_PTR 0x0037
1067 #define NVM_CHECKSUM_REG 0x003F
1068 #define NVM_COMPATIBILITY_REG_3 0x0003
1069 #define NVM_COMPATIBILITY_BIT_MASK 0x8000

1071 #define E1000_NVM_CFG_DONE_PORT_0 0x040000 /* MNG config cycle done */
1072 #define E1000_NVM_CFG_DONE_PORT_1 0x080000 /* ...for second port */
1073 #define E1000_NVM_CFG_DONE_PORT_2 0x100000 /* ...for third port */
1074 #define E1000_NVM_CFG_DONE_PORT_3 0x200000 /* ...for fourth port */

1076 #define NVM_82580_LAN_FUNC_OFFSET(a) ((a) ? (0x40 + (0x40 * (a))) : 0)

1078 /* Mask bits for fields in Word 0x24 of the NVM */
1079 #define NVM_WORD24_COM_MDIO 0x0008 /* MDIO interface shared */
1080 #define NVM_WORD24_EXT_MDIO 0x0004 /* MDIO accesses routed extrnl */
1081 /* Offset of Link Mode bits for 82575/82576 */
1082 #define NVM_WORD24_LNK_MODE_OFFSET 8
1083 /* Offset of Link Mode bits for 82580 up */
1084 #define NVM_WORD24_82580_LNK_MODE_OFFSET 4

1087 /* Mask bits for fields in Word 0x0f of the NVM */
1088 #define NVM_WORD0F_PAUSE_MASK 0x3000
1089 #define NVM_WORD0F_PAUSE 0x1000
1090 #define NVM_WORD0F_ASM_DIR 0x2000
1091 #define NVM_WORD0F_SWPDIO_EXT_MASK 0x00F0

1093 /* Mask bits for fields in Word 0x1a of the NVM */
1094 #define NVM_WORD1A_ASPM_MASK 0x000C

1096 /* Mask bits for fields in Word 0x03 of the EEPROM */
1097 #define NVM_COMPAT_LOM 0x0800

1099 /* length of string needed to store PBA number */
1100 #define E1000_PBANUM_LENGTH 11

1102 /* For checksumming, the sum of all words in the NVM should equal 0xBABA. */
1103 #define NVM_SUM 0xBABA

1105 /* OEM NVM Offsets */
1106 #define NVM_OEM_OFFSET_0 6
1107 #define NVM_OEM_OFFSET_1 7

1109 /* PBA (printed board assembly) number words */
1110 #define NVM_PBA_OFFSET_0 8
1111 #define NVM_PBA_OFFSET_1 9
1112 #define NVM_PBA_PTR_GUARD 0xFAFA
1113 #define NVM_RESERVED_WORD 0xFFFF
1114 #define NVM_PHY_CLASS_A 0x8000
1115 #define NVM_SERDES_AMPLITUDE_MASK 0x000F
1116 #define NVM_SIZE_MASK 0x1C00

```

```

1117 #define NVM_SIZE_SHIFT 10
1118 #define NVM_WORD_SIZE_BASE_SHIFT 6
1119 #define NVM_SWDPPIO_EXT_SHIFT 4

1121 /* NVM Commands - Microwire */
1122 #define NVM_READ_OPCODE_MICROWIRE 0x6 /* NVM read opcode */
1123 #define NVM_WRITE_OPCODE_MICROWIRE 0x5 /* NVM write opcode */
1124 #define NVM_ERASE_OPCODE_MICROWIRE 0x7 /* NVM erase opcode */
1125 #define NVM_EWEN_OPCODE_MICROWIRE 0x13 /* NVM erase/write enable */
1126 #define NVM_EWDS_OPCODE_MICROWIRE 0x10 /* NVM erase/write disable */

1128 /* NVM Commands - SPI */
1129 #define NVM_MAX_RETRY_SPI 5000 /* Max wait of 5ms, for RDY signal */
1130 #define NVM_READ_OPCODE_SPI 0x03 /* NVM read opcode */
1131 #define NVM_WRITE_OPCODE_SPI 0x02 /* NVM write opcode */
1132 #define NVM_A8_OPCODE_SPI 0x08 /* opcode bit-3 = address bit-8 */
1133 #define NVM_WREN_OPCODE_SPI 0x06 /* NVM set Write Enable latch */
1134 #define NVM_RDSR_OPCODE_SPI 0x05 /* NVM read Status register */

1136 /* SPI NVM Status Register */
1137 #define NVM_STATUS_RDY_SPI 0x01

1139 /* Word definitions for ID LED Settings */
1140 #define ID_LED_RESERVED_0000 0x0000
1141 #define ID_LED_RESERVED_FFFF 0xFFFF
1142 #define ID_LED_DEFAULT ((ID_LED_OFF1_ON2 << 12) | \
1143 (ID_LED_OFF1_OFF2 << 8) | \
1144 (ID_LED_DEF1_DEF2 << 4) | \
1145 (ID_LED_DEF1_DEF2))
1146 #define ID_LED_DEF1_DEF2 0x1
1147 #define ID_LED_DEF1_ON2 0x2
1148 #define ID_LED_DEF1_OFF2 0x3
1149 #define ID_LED_ON1_DEF2 0x4
1150 #define ID_LED_ON1_ON2 0x5
1151 #define ID_LED_ON1_OFF2 0x6
1152 #define ID_LED_OFF1_DEF2 0x7
1153 #define ID_LED_OFF1_ON2 0x8
1154 #define ID_LED_OFF1_OFF2 0x9

1156 #define IGP_ACTIVITY_LED_MASK 0xFFFFF0FF
1157 #define IGP_ACTIVITY_LED_ENABLE 0x0300
1158 #define IGP_LED3_MODE 0x07000000

1160 /* PCI/PCI-X/PCI-EX Config space */
1161 #define PCI_COMMAND_REGISTER 0xE6
1162 #define PCI_STATUS_REGISTER_LO 0xE8
1163 #define PCI_STATUS_REGISTER_HI 0xEA
1164 #define PCI_HEADER_TYPE_REGISTER 0xE0
1165 #define PCIE_LINK_STATUS 0x12
1166 #define PCIE_DEVICE_CONTROL2 0x28

1168 #define PCI_COMMAND_MMRBC_MASK 0x000C
1169 #define PCI_COMMAND_MMRBC_SHIFT 0x2
1170 #define PCI_STATUS_HI_MMRBC_MASK 0x0060
1171 #define PCI_STATUS_HI_MMRBC_SHIFT 0x5
1172 #define PCI_STATUS_HI_MMRBC_4K 0x3
1173 #define PCI_STATUS_HI_MMRBC_2K 0x2
1174 #define PCI_STATUS_LO_FUNC_MASK 0x7
1175 #define PCI_HEADER_TYPE_MULTIFUNC 0x80
1176 #define PCIE_LINK_WIDTH_MASK 0x3F0
1177 #define PCIE_LINK_WIDTH_SHIFT 4
1178 #define PCIE_LINK_SPEED_MASK 0x0F
1179 #define PCIE_LINK_SPEED_2500 0x01
1180 #define PCIE_LINK_SPEED_5000 0x02
1181 #define PCIE_DEVICE_CONTROL2_16ms 0x0005

```

```

1183 #ifndef ETH_ADDR_LEN
1184 #define ETH_ADDR_LEN          6
1185 #endif

1187 #define PHY_REVISION_MASK     0xFFFFFFFF
1188 #define MAX_PHY_REG_ADDRESS  0x1F /* 5 bit address bus (0-0x1F) */
1189 #define MAX_PHY_MULTT_PAGE_REG 0xF

1191 /* Bit definitions for valid PHY IDs.
1192  * I = Integrated
1193  * E = External
1194  */
1195 #define M88E1000_E_PHY_ID     0x01410C50
1196 #define M88E1000_I_PHY_ID     0x01410C30
1197 #define M88E1011_I_PHY_ID     0x01410C20
1198 #define IGP01E1000_I_PHY_ID  0x02A80380
1199 #define M88E1111_I_PHY_ID     0x01410CC0
1200 #define M88E1543_E_PHY_ID     0x01410EA0
1201 #define M88E1512_E_PHY_ID     0x01410DD0
1202 #define M88E1112_E_PHY_ID     0x01410C90
1203 #define I347AT4_E_PHY_ID     0x01410DC0
1204 #define M88E1340M_E_PHY_ID   0x01410DF0
1205 #define GG82563_E_PHY_ID     0x01410CA0
1206 #define IGP03E1000_E_PHY_ID  0x02A80390
1207 #define IFE_E_PHY_ID         0x02A80330
1208 #define IFE_PLUS_E_PHY_ID    0x02A80320
1209 #define IFE_C_E_PHY_ID       0x02A80310
1210 #define BME1000_E_PHY_ID     0x01410CB0
1211 #define BME1000_E_PHY_ID_R2  0x01410CB1
1212 #define I82577_E_PHY_ID      0x01540050
1213 #define I82578_E_PHY_ID      0x004DD040
1214 #define I82579_E_PHY_ID      0x01540090
1215 #define I217_E_PHY_ID        0x015400A0
1216 #define I82580_I_PHY_ID      0x015403A0
1217 #define I350_I_PHY_ID        0x015403B0
1218 #define I210_I_PHY_ID        0x01410C00
1219 #define IGP04E1000_E_PHY_ID  0x02A80391
1220 #define M88_VENDOR           0x0141

1222 /* M88E1000 Specific Registers */
1223 #define M88E1000_PHY_SPEC_CTRL 0x10 /* PHY Specific Control Reg */
1224 #define M88E1000_PHY_SPEC_STATUS 0x11 /* PHY Specific Status Reg */
1225 #define M88E1000_EXT_PHY_SPEC_CTRL 0x14 /* Extended PHY Specific Cntrl */
1226 #define M88E1000_RX_ERR_CNTR 0x15 /* Receive Error Counter */

1228 #define M88E1000_PHY_EXT_CTRL 0x1A /* PHY extend control register */
1229 #define M88E1000_PHY_PAGE_SELECT 0x1D /* Reg 29 for pg number setting */
1230 #define M88E1000_PHY_GEN_CONTROL 0x1E /* meaning depends on reg 29 */
1231 #define M88E1000_PHY_VCO_REG_BIT8 0x100 /* Bits 8 & 11 are adjusted for */
1232 #define M88E1000_PHY_VCO_REG_BIT11 0x800 /* improved BER performance */

1234 /* M88E1000 PHY Specific Control Register */
1235 #define M88E1000_PSCR_POLARITY_REVERSAL 0x0002 /* 1=Polarity Reverse enabled */
1236 /* MDI Crossover Mode bits 6:5 Manual MDI configuration */
1237 #define M88E1000_PSCR_MDI_MANUAL_MODE 0x0000
1238 #define M88E1000_PSCR_MDIX_MANUAL_MODE 0x0020 /* Manual MDIX configuration */
1239 /* 1000BASE-T: Auto crossover, 100BASE-TX/10BASE-T: MDI Mode */
1240 #define M88E1000_PSCR_AUTO_X_1000T 0x0040
1241 /* Auto crossover enabled all speeds */
1242 #define M88E1000_PSCR_AUTO_X_MODE 0x0060
1243 #define M88E1000_PSCR_ASSERT_CRIS_ON_TX 0x0800 /* 1=Assert CRIS on Tx */

1245 /* M88E1000 PHY Specific Status Register */
1246 #define M88E1000_PSSR_REV_POLARITY 0x0002 /* 1=Polarity reversed */
1247 #define M88E1000_PSSR_DOWNSHIFT 0x0020 /* 1=Downshifted */
1248 #define M88E1000_PSSR_MDIX 0x0040 /* 1=MDIX; 0=MDI */

```

```

1249 /* 0 = <50M
1250 * 1 = 50-80M
1251 * 2 = 80-110M
1252 * 3 = 110-140M
1253 * 4 = >140M
1254 */
1255 #define M88E1000_PSSR_CABLE_LENGTH 0x0380
1256 #define M88E1000_PSSR_LINK 0x0400 /* 1=Link up, 0=Link down */
1257 #define M88E1000_PSSR_SPD_DPLX_RESOLVED 0x0800 /* 1=Speed & Duplex resolved */
1258 #define M88E1000_PSSR_DPLX 0x2000 /* 1=Duplex 0=Half Duplex */
1259 #define M88E1000_PSSR_SPEED 0xC000 /* Speed, bits 14:15 */
1260 #define M88E1000_PSSR_100MBS 0x4000 /* 01=100Mbs */
1261 #define M88E1000_PSSR_1000MBS 0x8000 /* 10=1000Mbs */

1263 #define M88E1000_PSSR_CABLE_LENGTH_SHIFT 7

1265 /* Number of times we will attempt to autonegotiate before downshifting if we
1266 * are the master
1267 */
1268 #define M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK 0x0C00
1269 #define M88E1000_EPSCR_MASTER_DOWNSHIFT_1X 0x0000
1270 /* Number of times we will attempt to autonegotiate before downshifting if we
1271 * are the slave
1272 */
1273 #define M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK 0x0300
1274 #define M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X 0x0100
1275 #define M88E1000_EPSCR_TX_CLK_25 0x0070 /* 25 MHz TX_CLK */

1277 /* Intel I347AT4 Registers */
1278 #define I347AT4_PCDL 0x10 /* PHY Cable Diagnostics Length */
1279 #define I347AT4_PCDC 0x15 /* PHY Cable Diagnostics Control */
1280 #define I347AT4_PAGE_SELECT 0x16

1282 /* I347AT4 Extended PHY Specific Control Register */

1284 /* Number of times we will attempt to autonegotiate before downshifting if we
1285 * are the master
1286 */
1287 #define I347AT4_PSCR_DOWNSHIFT_ENABLE 0x0800
1288 #define I347AT4_PSCR_DOWNSHIFT_MASK 0x7000
1289 #define I347AT4_PSCR_DOWNSHIFT_1X 0x0000
1290 #define I347AT4_PSCR_DOWNSHIFT_2X 0x1000
1291 #define I347AT4_PSCR_DOWNSHIFT_3X 0x2000
1292 #define I347AT4_PSCR_DOWNSHIFT_4X 0x3000
1293 #define I347AT4_PSCR_DOWNSHIFT_5X 0x4000
1294 #define I347AT4_PSCR_DOWNSHIFT_6X 0x5000
1295 #define I347AT4_PSCR_DOWNSHIFT_7X 0x6000
1296 #define I347AT4_PSCR_DOWNSHIFT_8X 0x7000

1298 /* I347AT4 PHY Cable Diagnostics Control */
1299 #define I347AT4_PCDL_CABLE_LENGTH_UNIT 0x0400 /* 0=cm 1=meters */

1301 /* M88E1112 only registers */
1302 #define M88E1112_VCT_DSP_DISTANCE 0x001A

1304 /* M88EC018 Rev 2 specific DownShift settings */
1305 #define M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK 0x0E00
1306 #define M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X 0x0800

1308 #define I82578_EPSCR_DOWNSHIFT_ENABLE 0x0020
1309 #define I82578_EPSCR_DOWNSHIFT_COUNTER_MASK 0x001C

1311 /* BME1000 PHY Specific Control Register */
1312 #define BME1000_PSCR_ENABLE_DOWNSHIFT 0x0800 /* 1 = enable downshift */

1314 /* Bits...

```

```

1315 * 15-5: page
1316 * 4-0: register offset
1317 */
1318 #define GG82563_PAGE_SHIFT      5
1319 #define GG82563_REG(page, reg) \
1320     (((page) << GG82563_PAGE_SHIFT) | ((reg) & MAX_PHY_REG_ADDRESS))
1321 #define GG82563_MIN_ALT_REG     30

1323 /* GG82563 Specific Registers */
1324 #define GG82563_PHY_SPEC_CTRL   GG82563_REG(0, 16) /* PHY Spec Cntrl */
1325 #define GG82563_PHY_PAGE_SELECT GG82563_REG(0, 22) /* Page Select */
1326 #define GG82563_PHY_SPEC_CTRL_2 GG82563_REG(0, 26) /* PHY Spec Cntrl2 */
1327 #define GG82563_PHY_PAGE_SELECT_ALT GG82563_REG(0, 29) /* Alt Page Select */

1329 /* MAC Specific Control Register */
1330 #define GG82563_PHY_MAC_SPEC_CTRL GG82563_REG(2, 21)

1332 #define GG82563_PHY_DSP_DISTANCE GG82563_REG(5, 26) /* DSP Distance */

1334 /* Page 193 - Port Control Registers */
1335 /* Kumeran Mode Control */
1336 #define GG82563_PHY_KMRN_MODE_CTRL GG82563_REG(193, 16)
1337 #define GG82563_PHY_PWR_MGMT_CTRL  GG82563_REG(193, 20) /* Pwr Mgt Ctrl */

1339 /* Page 194 - KMRN Registers */
1340 #define GG82563_PHY_INBAND_CTRL    GG82563_REG(194, 18) /* Inband Ctrl */

1342 /* MDI Control */
1343 #define E1000_MDIC_REG_MASK        0x001F0000
1344 #define E1000_MDIC_REG_SHIFT      16
1345 #define E1000_MDIC_PHY_MASK        0x03E00000
1346 #define E1000_MDIC_PHY_SHIFT      21
1347 #define E1000_MDIC_OP_WRITE        0x04000000
1348 #define E1000_MDIC_OP_READ         0x08000000
1349 #define E1000_MDIC_READY           0x10000000
1350 #define E1000_MDIC_ERROR           0x40000000
1351 #define E1000_MDIC_DEST            0x80000000

1353 /* SerDes Control */
1354 #define E1000_GEN_CTL_READY         0x80000000
1355 #define E1000_GEN_CTL_ADDRESS_SHIFT 8
1356 #define E1000_GEN_POLL_TIMEOUT     640

1358 /* LinkSec register fields */
1359 #define E1000_LSECTXCAP_SUM_MASK    0x00FF0000
1360 #define E1000_LSECTXCAP_SUM_SHIFT  16
1361 #define E1000_LSECRXCAP_SUM_MASK    0x00FF0000
1362 #define E1000_LSECRXCAP_SUM_SHIFT  16

1364 #define E1000_LSECTXCTRL_EN_MASK    0x00000003
1365 #define E1000_LSECTXCTRL_DISABLE   0x0
1366 #define E1000_LSECTXCTRL_AUTH      0x1
1367 #define E1000_LSECTXCTRL_AUTH_ENCRYPT 0x2
1368 #define E1000_LSECTXCTRL_AISCI     0x00000020
1369 #define E1000_LSECTXCTRL_PNTHRSRSH_MASK 0xFFFFF00
1370 #define E1000_LSECTXCTRL_RSV_MASK  0x000000D8

1372 #define E1000_LSECRXCTRL_EN_MASK    0x0000000C
1373 #define E1000_LSECRXCTRL_EN_SHIFT  2
1374 #define E1000_LSECRXCTRL_DISABLE   0x0
1375 #define E1000_LSECRXCTRL_CHECK     0x1
1376 #define E1000_LSECRXCTRL_STRICT    0x2
1377 #define E1000_LSECRXCTRL_DROP      0x3
1378 #define E1000_LSECRXCTRL_PLSH      0x00000040
1379 #define E1000_LSECRXCTRL_RP        0x00000080
1380 #define E1000_LSECRXCTRL_RSV_MASK  0xFFFFF33

```

```

1382 /* Tx Rate-Scheduler Config fields */
1383 #define E1000_RTTBCNRC_RS_ENA      0x80000000
1384 #define E1000_RTTBCNRC_RF_DEC_MASK 0x00003FFF
1385 #define E1000_RTTBCNRC_RF_INT_SHIFT 14
1386 #define E1000_RTTBCNRC_RF_INT_MASK \
1387     (E1000_RTTBCNRC_RF_DEC_MASK << E1000_RTTBCNRC_RF_INT_SHIFT)

1389 /* DMA Coalescing register fields */
1390 /* DMA Coalescing Watchdog Timer */
1391 #define E1000_DMACR_DMACWT_MASK    0x00003FFF
1392 /* DMA Coalescing Rx Threshold */
1393 #define E1000_DMACR_DMACTHR_MASK   0x00FF0000
1394 #define E1000_DMACR_DMACTHR_SHIFT 16
1395 /* Lx when no PCIe transactions */
1396 #define E1000_DMACR_DMAC_LX_MASK   0x30000000
1397 #define E1000_DMACR_DMAC_LX_SHIFT 28
1398 #define E1000_DMACR_DMAC_EN        0x80000000 /* Enable DMA Coalescing */
1399 /* DMA Coalescing BMC-to-OS Watchdog Enable */
1400 #define E1000_DMACR_DC_BMC2OSW_EN 0x00008000

1402 /* DMA Coalescing Transmit Threshold */
1403 #define E1000_DMCTXTH_DMCTTHR_MASK 0x00000FFF

1405 #define E1000_DMCTLX_TTLX_MASK     0x00000FFF /* Time to LX request */

1407 /* Rx Traffic Rate Threshold */
1408 #define E1000_DMCRTRH_UTRESH_MASK  0x0007FFFF
1409 /* Rx packet rate in current window */
1410 #define E1000_DMCRTRH_LRPRCW        0x80000000

1412 /* DMA Coal Rx Traffic Current Count */
1413 #define E1000_DMCCNT_CCOUNT_MASK    0x01FFFFFF

1415 /* Flow ctrl Rx Threshold High val */
1416 #define E1000_FCRTC_RTH_COAL_MASK   0x0003FFFF
1417 #define E1000_FCRTC_RTH_COAL_SHIFT 4
1418 /* Lx power decision based on DMA coal */
1419 #define E1000_PCIEMISC_LX_DECISION  0x00000080

1421 #define E1000_RXPBS_CFG_TS_EN        0x80000000 /* Timestamp in Rx buffer */
1422 #define E1000_RXPBS_SIZE_I210_MASK  0x0000003F /* Rx packet buffer size */
1423 #define E1000_TXPB0S_SIZE_I210_MASK 0x0000003F /* Tx packet buffer 0 size */
1424 #define E1000_DOBFFCTL_OBFFTHR_MASK 0x000000FF /* OBFF threshold */
1425 #define E1000_DOBFFCTL_EXIT_ACT_MASK 0x01000000 /* Exit active CB */

1427 /* Proxy Filter Control */
1428 #define E1000_PROXYFC_D0             0x00000001 /* Enable offload in D0 */
1429 #define E1000_PROXYFC_EX             0x00000004 /* Directed exact proxy */
1430 #define E1000_PROXYFC_MC             0x00000008 /* Directed MC Proxy */
1431 #define E1000_PROXYFC_BC             0x00000010 /* Broadcast Proxy Enable */
1432 #define E1000_PROXYFC_ARP_DIRECTED  0x00000020 /* Directed ARP Proxy Ena */
1433 #define E1000_PROXYFC_IPV4          0x00000040 /* Directed IPv4 Enable */
1434 #define E1000_PROXYFC_IPV6          0x00000080 /* Directed IPv6 Enable */
1435 #define E1000_PROXYFC_NS             0x00000200 /* IPv6 Neighbor Solicitation */
1436 #define E1000_PROXYFC_ARP           0x00000800 /* ARP Request Proxy Ena */
1437 /* Proxy Status */
1438 #define E1000_PROXYC_CLEAR           0xFFFFFFFF /* Clear */

1440 /* Firmware Status */
1441 #define E1000_FWSTS_FWRI             0x80000000 /* FW Reset Indication */
1442 /* VF Control */
1443 #define E1000_VTCTRL_RST            0x04000000 /* Reset VF */

1445 #define E1000_STATUS_LAN_ID_MASK     0x0000000C /* Mask for Lan ID field */
1446 /* Lan ID bit field offset in status register */

```


new/usr/src/uts/common/io/e1000api/e1000_defines.h

23

```
1447 #define E1000_STATUS_LAN_ID_OFFSET      2
1448 #define E1000_VFTA_ENTRIES              128
1449 #endif /* _E1000_DEFINES_H_ */
```

```

*****
26002 Wed Feb 26 09:49:37 2014
new/usr/src/uts/common/io/e1000api/e1000_hw.h
4431 igb support for I354
4616 igb has uninitialized kstats
*****
1 /*****
3 Copyright (c) 2001-2013, Intel Corporation
4 All rights reserved.
5
6 Redistribution and use in source and binary forms, with or without
7 modification, are permitted provided that the following conditions are met:
8
9 1. Redistributions of source code must retain the above copyright notice,
10 this list of conditions and the following disclaimer.
11
12 2. Redistributions in binary form must reproduce the above copyright
13 notice, this list of conditions and the following disclaimer in the
14 documentation and/or other materials provided with the distribution.
15
16 3. Neither the name of the Intel Corporation nor the names of its
17 contributors may be used to endorse or promote products derived from
18 this software without specific prior written permission.
19
20 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30 POSSIBILITY OF SUCH DAMAGE.
31
32 *****/
33 /*$FreeBSD$*/
34
35 #ifndef _E1000_HW_H_
36 #define _E1000_HW_H_
37
38 #ifdef __cplusplus
39 extern "C" {
40 #endif
41
42 #include "e1000_osdep.h"
43 #include "e1000_regs.h"
44 #include "e1000_defines.h"
45
46 struct e1000_hw;
47
48 #define E1000_DEV_ID_82542 0x1000
49 #define E1000_DEV_ID_82543GC_FIBER 0x1001
50 #define E1000_DEV_ID_82543GC_COPPER 0x1004
51 #define E1000_DEV_ID_82544EI_COPPER 0x1008
52 #define E1000_DEV_ID_82544EI_FIBER 0x1009
53 #define E1000_DEV_ID_82544GC_COPPER 0x100C
54 #define E1000_DEV_ID_82544GC_LOM 0x100D
55 #define E1000_DEV_ID_82540EM 0x100E
56 #define E1000_DEV_ID_82540EM_LOM 0x1015
57 #define E1000_DEV_ID_82540EP_LOM 0x1016
58 #define E1000_DEV_ID_82540EP 0x1017
59 #define E1000_DEV_ID_82540EP_LP 0x101E
60 #define E1000_DEV_ID_82545EM_COPPER 0x100F

```

```

61 #define E1000_DEV_ID_82545EM_FIBER 0x1011
62 #define E1000_DEV_ID_82545GM_COPPER 0x1026
63 #define E1000_DEV_ID_82545GM_FIBER 0x1027
64 #define E1000_DEV_ID_82545GM_SERDES 0x1028
65 #define E1000_DEV_ID_82546EB_COPPER 0x1010
66 #define E1000_DEV_ID_82546EB_FIBER 0x1012
67 #define E1000_DEV_ID_82546EB_QUAD_COPPER 0x101D
68 #define E1000_DEV_ID_82546GB_COPPER 0x1079
69 #define E1000_DEV_ID_82546GB_FIBER 0x107A
70 #define E1000_DEV_ID_82546GB_SERDES 0x107B
71 #define E1000_DEV_ID_82546GB_PCIE 0x108A
72 #define E1000_DEV_ID_82546GB_QUAD_COPPER 0x1099
73 #define E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3 0x10B5
74 #define E1000_DEV_ID_82541EI 0x1013
75 #define E1000_DEV_ID_82541EI_MOBILE 0x1018
76 #define E1000_DEV_ID_82541ER_LOM 0x1014
77 #define E1000_DEV_ID_82541ER 0x1078
78 #define E1000_DEV_ID_82541GI 0x1076
79 #define E1000_DEV_ID_82541GI_LF 0x107C
80 #define E1000_DEV_ID_82541GI_MOBILE 0x1077
81 #define E1000_DEV_ID_82547EI 0x1019
82 #define E1000_DEV_ID_82547EI_MOBILE 0x101A
83 #define E1000_DEV_ID_82547GI 0x1075
84 #define E1000_DEV_ID_82571EB_COPPER 0x105E
85 #define E1000_DEV_ID_82571EB_FIBER 0x105F
86 #define E1000_DEV_ID_82571EB_SERDES 0x1060
87 #define E1000_DEV_ID_82571EB_SERDES_DUAL 0x10D9
88 #define E1000_DEV_ID_82571EB_SERDES_QUAD 0x10DA
89 #define E1000_DEV_ID_82571EB_QUAD_COPPER 0x10A4
90 #define E1000_DEV_ID_82571PT_QUAD_COPPER 0x10D5
91 #define E1000_DEV_ID_82571EB_QUAD_FIBER 0x10A5
92 #define E1000_DEV_ID_82571EB_QUAD_COPPER_LP 0x10BC
93 #define E1000_DEV_ID_82572EI_COPPER 0x107D
94 #define E1000_DEV_ID_82572EI_FIBER 0x107E
95 #define E1000_DEV_ID_82572EI_SERDES 0x107F
96 #define E1000_DEV_ID_82572EI 0x10B9
97 #define E1000_DEV_ID_82573E 0x108B
98 #define E1000_DEV_ID_82573E_IAMT 0x108C
99 #define E1000_DEV_ID_82573L 0x109A
100 #define E1000_DEV_ID_82574L 0x10D3
101 #define E1000_DEV_ID_82574LA 0x10F6
102 #define E1000_DEV_ID_82583V 0x150C
103 #define E1000_DEV_ID_80003ES2LAN_COPPER_DPT 0x1096
104 #define E1000_DEV_ID_80003ES2LAN_SERDES_DPT 0x1098
105 #define E1000_DEV_ID_80003ES2LAN_COPPER_SPT 0x10BA
106 #define E1000_DEV_ID_80003ES2LAN_SERDES_SPT 0x10BB
107 #define E1000_DEV_ID_ICH8_82567V_3 0x1501
108 #define E1000_DEV_ID_ICH8_IGP_M_AMT 0x1049
109 #define E1000_DEV_ID_ICH8_IGP_AMT 0x104A
110 #define E1000_DEV_ID_ICH8_IGP_C 0x104B
111 #define E1000_DEV_ID_ICH8_IFE 0x104C
112 #define E1000_DEV_ID_ICH8_IFE_GT 0x10C4
113 #define E1000_DEV_ID_ICH8_IFE_G 0x10C5
114 #define E1000_DEV_ID_ICH8_IGP_M 0x104D
115 #define E1000_DEV_ID_ICH9_IGP_M 0x10BF
116 #define E1000_DEV_ID_ICH9_IGP_M_AMT 0x10F5
117 #define E1000_DEV_ID_ICH9_IGP_M_V 0x10CB
118 #define E1000_DEV_ID_ICH9_IGP_AMT 0x10BD
119 #define E1000_DEV_ID_ICH9_BM 0x10E5
120 #define E1000_DEV_ID_ICH9_IGP_C 0x294C
121 #define E1000_DEV_ID_ICH9_IFE 0x10C0
122 #define E1000_DEV_ID_ICH9_IFE_GT 0x10C3
123 #define E1000_DEV_ID_ICH9_IFE_G 0x10C2
124 #define E1000_DEV_ID_ICH10_R_BM_LM 0x10CC
125 #define E1000_DEV_ID_ICH10_R_BM_LF 0x10CD
126 #define E1000_DEV_ID_ICH10_R_BM_V 0x10CE

```

```

127 #define E1000_DEV_ID_ICH10_D_BM_LM      0x10DE
128 #define E1000_DEV_ID_ICH10_D_BM_LF      0x10DF
129 #define E1000_DEV_ID_ICH10_D_BM_V       0x1525
130 #define E1000_DEV_ID_PCH_M_HV_LM        0x10EA
131 #define E1000_DEV_ID_PCH_M_HV_LC        0x10EB
132 #define E1000_DEV_ID_PCH_D_HV_DM        0x10EF
133 #define E1000_DEV_ID_PCH_D_HV_DC        0x10F0
134 #define E1000_DEV_ID_PCH2_LV_LM         0x1502
135 #define E1000_DEV_ID_PCH2_LV_V          0x1503
136 #define E1000_DEV_ID_PCH_LPT_I217_LM    0x153A
137 #define E1000_DEV_ID_PCH_LPT_I217_V     0x153B
138 #define E1000_DEV_ID_PCH_LPTLP_I218_LM  0x155A
139 #define E1000_DEV_ID_PCH_LPTLP_I218_V   0x1559
140 #define E1000_DEV_ID_82576              0x10C9
141 #define E1000_DEV_ID_82576_FIBER        0x10E6
142 #define E1000_DEV_ID_82576_SERDES       0x10E7
143 #define E1000_DEV_ID_82576_QUAD_COPPER   0x10E8
144 #define E1000_DEV_ID_82576_QUAD_COPPER_ET2 0x1526
145 #define E1000_DEV_ID_82576_NS           0x150A
146 #define E1000_DEV_ID_82576_NS_SERDES    0x1518
147 #define E1000_DEV_ID_82576_SERDES_QUAD  0x150D
148 #define E1000_DEV_ID_82576_VF          0x10CA
149 #define E1000_DEV_ID_82576_VF_HV        0x152D
150 #define E1000_DEV_ID_I350_VF            0x1520
151 #define E1000_DEV_ID_I350_VF_HV         0x152F
152 #define E1000_DEV_ID_82575EB_COPPER     0x10A7
153 #define E1000_DEV_ID_82575EB_FIBER_SERDES 0x10A9
154 #define E1000_DEV_ID_82575GB_QUAD_COPPER 0x10D6
155 #define E1000_DEV_ID_82580_COPPER       0x150E
156 #define E1000_DEV_ID_82580_FIBER        0x150F
157 #define E1000_DEV_ID_82580_SERDES       0x1510
158 #define E1000_DEV_ID_82580_SGMII        0x1511
159 #define E1000_DEV_ID_82580_COPPER_DUAL   0x1516
160 #define E1000_DEV_ID_82580_QUAD_FIBER    0x1527
161 #define E1000_DEV_ID_I350_COPPER        0x1521
162 #define E1000_DEV_ID_I350_FIBER         0x1522
163 #define E1000_DEV_ID_I350_SERDES        0x1523
164 #define E1000_DEV_ID_I350_SGMII         0x1524
165 #define E1000_DEV_ID_I350_DA4           0x1546
166 #define E1000_DEV_ID_I210_COPPER        0x1533
167 #define E1000_DEV_ID_I210_COPPER_OEM1    0x1534
168 #define E1000_DEV_ID_I210_COPPER_IT     0x1535
169 #define E1000_DEV_ID_I210_FIBER         0x1536
170 #define E1000_DEV_ID_I210_SERDES        0x1537
171 #define E1000_DEV_ID_I210_SGMII         0x1538
172 #define E1000_DEV_ID_I211_COPPER        0x1539
173 #define E1000_DEV_ID_I354_BACKPLANE_1GBPS 0x1F40
174 #define E1000_DEV_ID_I354_SGMII         0x1F41
175 #define E1000_DEV_ID_I354_BACKPLANE_2_5GBPS 0x1F45
176 #define E1000_DEV_ID_DH89XXCC_SGMII     0x0438
177 #define E1000_DEV_ID_DH89XXCC_SERDES    0x043A
178 #define E1000_DEV_ID_DH89XXCC_BACKPLANE 0x043C
179 #define E1000_DEV_ID_DH89XXCC_SFP       0x0440

181 #define E1000_REVISION_0      0
182 #define E1000_REVISION_1      1
183 #define E1000_REVISION_2      2
184 #define E1000_REVISION_3      3
185 #define E1000_REVISION_4      4

187 #define E1000_FUNC_0      0
188 #define E1000_FUNC_1      1
189 #define E1000_FUNC_2      2
190 #define E1000_FUNC_3      3

192 #define E1000_ALT_MAC_ADDRESS_OFFSET_LAN0 0

```

```

193 #define E1000_ALT_MAC_ADDRESS_OFFSET_LAN1      3
194 #define E1000_ALT_MAC_ADDRESS_OFFSET_LAN2      6
195 #define E1000_ALT_MAC_ADDRESS_OFFSET_LAN3      9

197 enum e1000_mac_type {
198     e1000_undefined = 0,
199     e1000_82542,
200     e1000_82543,
201     e1000_82544,
202     e1000_82540,
203     e1000_82545,
204     e1000_82545_rev_3,
205     e1000_82546,
206     e1000_82546_rev_3,
207     e1000_82541,
208     e1000_82541_rev_2,
209     e1000_82547,
210     e1000_82547_rev_2,
211     e1000_82571,
212     e1000_82572,
213     e1000_82573,
214     e1000_82574,
215     e1000_82583,
216     e1000_80003es2lan,
217     e1000_ich8lan,
218     e1000_ich9lan,
219     e1000_ich10lan,
220     e1000_pchlan,
221     e1000_pch2lan,
222     e1000_pch_lpt,
223     e1000_82575,
224     e1000_82576,
225     e1000_82580,
226     e1000_i350,
227     e1000_i354,
228     e1000_i210,
229     e1000_i211,
230     e1000_vfadapt,
231     e1000_vfadapt_i350,
232     e1000_num_macs /* List is 1-based, so subtract 1 for TRUE count. */
233 };

```

unchanged portion omitted

new/usr/src/uts/common/io/e1000api/e1000_i210.c

1

```
*****
22930 Wed Feb 26 09:49:37 2014
new/usr/src/uts/common/io/e1000api/e1000_i210.c
4431 igb support for I354
4616 igb has uninitialized kstats
*****
unchanged_portion_omitted_
```

```
756 /**
757 * __e1000_access_xmdio_reg - Read/write XMDIO register
758 * @hw: pointer to the HW structure
759 * @address: XMDIO address to program
760 * @dev_addr: device address to program
761 * @data: pointer to value to read/write from/to the XMDIO address
762 * @read: boolean flag to indicate read or write
763 **/
764 static s32 __e1000_access_xmdio_reg(struct e1000_hw *hw, u16 address,
765                                     u8 dev_addr, u16 *data, bool read)
766 {
767     s32 ret_val = E1000_SUCCESS;
768
769     DEBUGFUNC("__e1000_access_xmdio_reg");
770
771     ret_val = hw->phy.ops.write_reg(hw, E1000_MMDAC, dev_addr);
772     if (ret_val)
773         return ret_val;
774
775     ret_val = hw->phy.ops.write_reg(hw, E1000_MMDAAD, address);
776     if (ret_val)
777         return ret_val;
778
779     ret_val = hw->phy.ops.write_reg(hw, E1000_MMDAC, E1000_MMDAC_FUNC_DATA |
780                                             dev_addr);
781     if (ret_val)
782         return ret_val;
783
784     if (read)
785         ret_val = hw->phy.ops.read_reg(hw, E1000_MMDAAD, data);
786     else
787         ret_val = hw->phy.ops.write_reg(hw, E1000_MMDAAD, *data);
788     if (ret_val)
789         return ret_val;
790
791     /* Recalibrate the device back to 0 */
792     ret_val = hw->phy.ops.write_reg(hw, E1000_MMDAC, 0);
793     if (ret_val)
794         return ret_val;
795
796     return ret_val;
797 }
798
799 /**
800 * e1000_read_xmdio_reg - Read XMDIO register
801 * @hw: pointer to the HW structure
802 * @addr: XMDIO address to program
803 * @dev_addr: device address to program
804 * @data: value to be read from the EMI address
805 **/
806 s32 e1000_read_xmdio_reg(struct e1000_hw *hw, u16 addr, u8 dev_addr, u16 *data)
807 {
808     DEBUGFUNC("e1000_read_xmdio_reg");
809
810     return __e1000_access_xmdio_reg(hw, addr, dev_addr, data, TRUE);
811 }
812
813 /**
```

new/usr/src/uts/common/io/e1000api/e1000_i210.c

2

```
814 * e1000_write_xmdio_reg - Write XMDIO register
815 * @hw: pointer to the HW structure
816 * @addr: XMDIO address to program
817 * @dev_addr: device address to program
818 * @data: value to be written to the XMDIO address
819 **/
820 s32 e1000_write_xmdio_reg(struct e1000_hw *hw, u16 addr, u8 dev_addr, u16 data)
821 {
822     DEBUGFUNC("e1000_read_xmdio_reg");
823
824     return __e1000_access_xmdio_reg(hw, addr, dev_addr, &data, FALSE);
825 }
```

new/usr/src/uts/common/io/e1000api/e1000_i210.h

1

```
*****
4157 Wed Feb 26 09:49:37 2014
new/usr/src/uts/common/io/e1000api/e1000_i210.h
4431 igb support for I354
4616 igb has uninitialized kstats
*****
1 /*****
3 Copyright (c) 2001-2013, Intel Corporation
4 All rights reserved.
5
6 Redistribution and use in source and binary forms, with or without
7 modification, are permitted provided that the following conditions are met:
8
9 1. Redistributions of source code must retain the above copyright notice,
10 this list of conditions and the following disclaimer.
11
12 2. Redistributions in binary form must reproduce the above copyright
13 notice, this list of conditions and the following disclaimer in the
14 documentation and/or other materials provided with the distribution.
15
16 3. Neither the name of the Intel Corporation nor the names of its
17 contributors may be used to endorse or promote products derived from
18 this software without specific prior written permission.
19
20 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30 POSSIBILITY OF SUCH DAMAGE.
31
32 *****/
33 /*$FreeBSD$*/
34
35 #ifndef _E1000_I210_H_
36 #define _E1000_I210_H_
37
38 #ifdef __cplusplus
39 extern "C" {
40 #endif
41
42 s32 e1000_update_flash_i210(struct e1000_hw *hw);
43 s32 e1000_update_nvram_checksum_i210(struct e1000_hw *hw);
44 s32 e1000_validate_nvram_checksum_i210(struct e1000_hw *hw);
45 s32 e1000_write_nvram_srwr_i210(struct e1000_hw *hw, u16 offset,
46                               u16 words, u16 *data);
47 s32 e1000_read_nvram_srrd_i210(struct e1000_hw *hw, u16 offset,
48                               u16 words, u16 *data);
49 s32 e1000_read_invm_i211(struct e1000_hw *hw, u8 address, u16 *data);
50 s32 e1000_acquire_swfw_sync_i210(struct e1000_hw *hw, u16 mask);
51 void e1000_release_swfw_sync_i210(struct e1000_hw *hw, u16 mask);
52 s32 e1000_read_xmdio_reg(struct e1000_hw *hw, u16 addr, u8 dev_addr,
53                          u16 *data);
54 s32 e1000_write_xmdio_reg(struct e1000_hw *hw, u16 addr, u8 dev_addr,
55                           u16 data);
56
57 #define E1000_STM_OPCODE 0xDB00
58 #define E1000_EEPROM_FLASH_SIZE_WORD 0x11
59
60 #define INVM_DWORD_TO_RECORD_TYPE(invm_dword) \
```

new/usr/src/uts/common/io/e1000api/e1000_i210.h

2

```
61 (u8)((invm_dword) & 0x7)
62 #define INVM_DWORD_TO_WORD_ADDRESS(invm_dword) \
63 (u8)(((invm_dword) & 0x000FE00) >> 9)
64 #define INVM_DWORD_TO_WORD_DATA(invm_dword) \
65 (u16)(((invm_dword) & 0xFFFF0000) >> 16)
66
67 enum E1000_INVM_STRUCTURE_TYPE {
68     E1000_INVM_UNINITIALIZED_STRUCTURE = 0x00,
69     E1000_INVM_WORD_AUTOLOAD_STRUCTURE = 0x01,
70     E1000_INVM_CSR_AUTOLOAD_STRUCTURE = 0x02,
71     E1000_INVM_PHY_REGISTER_AUTOLOAD_STRUCTURE = 0x03,
72     E1000_INVM_RSA_KEY_SHA256_STRUCTURE = 0x04,
73     E1000_INVM_INVALIDATED_STRUCTURE = 0x0F,
74 };
_____unchanged_portion_omitted_____
```

```

*****
37850 Wed Feb 26 09:49:37 2014
new/usr/src/uts/common/io/e1000api/e1000_regs.h
4431 igb support for I354
4616 igb has uninitialized kstats
*****
1 /*****

3 Copyright (c) 2001-2013, Intel Corporation
4 All rights reserved.
5
6 Redistribution and use in source and binary forms, with or without
7 modification, are permitted provided that the following conditions are met:
8
9 1. Redistributions of source code must retain the above copyright notice,
10 this list of conditions and the following disclaimer.
11
12 2. Redistributions in binary form must reproduce the above copyright
13 notice, this list of conditions and the following disclaimer in the
14 documentation and/or other materials provided with the distribution.
15
16 3. Neither the name of the Intel Corporation nor the names of its
17 contributors may be used to endorse or promote products derived from
18 this software without specific prior written permission.
19
20 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30 POSSIBILITY OF SUCH DAMAGE.

32 *****/
33 /*$FreeBSD$*/

35 #ifndef _E1000_REGS_H_
36 #define _E1000_REGS_H_

38 #ifdef __cplusplus
39 extern "C" {
40 #endif

42 #define E1000_CTRL 0x00000 /* Device Control - RW */
43 #define E1000_CTRL_DUP 0x00004 /* Device Control Duplicate (Shadow) - RW */
44 #define E1000_STATUS 0x00008 /* Device Status - RO */
45 #define E1000_EECD 0x00010 /* EEPROM/Flash Control - RW */
46 #define E1000_EERD 0x00014 /* EEPROM Read - RW */
47 #define E1000_CTRL_EXT 0x00018 /* Extended Device Control - RW */
48 #define E1000_FLA 0x0001C /* Flash Access - RW */
49 #define E1000_MDIC 0x00020 /* MDI Control - RW */
50 #define E1000_MDICNFG 0x000E4 /* MDI Config - RW */
51 #define E1000_REGISTER_SET_SIZE 0x20000 /* CSR Size */
52 #define E1000_EEPROM_INIT_CTRL_WORD_2 0x0F /* EEPROM Init Ctrl Word 2 */
53 #define E1000_EEPROM_PCIE_CTRL_WORD_2 0x28 /* EEPROM PCIe Ctrl Word 2 */
54 #define E1000_BARCTRL 0x5BBC /* BAR ctrl reg */
55 #define E1000_BARCTRL_FLSIZE 0x0700 /* BAR ctrl Fsize */
56 #define E1000_BARCTRL_CSRSIZE 0x2000 /* BAR ctrl CSR size */
57 #define E1000_MPHY_ADDR_CTRL 0x0024 /* GbE MPHY Address Control */
58 #define E1000_MPHY_DATA 0x0E10 /* GbE MPHY Data */
59 #define E1000_MPHY_STAT 0x0E0C /* GbE MPHY Statistics */
60 #define E1000_PPHY_CTRL 0x5b48 /* PCIe PHY Control */

```

```

61 #define E1000_I350_BARCTRL 0x5BFC /* BAR ctrl reg */
62 #define E1000_I350_DTXMXPKTSZ 0x355C /* Maximum sent packet size reg*/
63 #define E1000_SCTL 0x00024 /* SerDes Control - RW */
64 #define E1000_FCAL 0x00028 /* Flow Control Address Low - RW */
65 #define E1000_FCAH 0x0002C /* Flow Control Address High - RW */
66 #define E1000_FEXTNVM 0x00028 /* Future Extended NVM - RW */
67 #define E1000_FEXTNVM3 0x0003C /* Future Extended NVM 3 - RW */
68 #define E1000_FEXTNVM4 0x00024 /* Future Extended NVM 4 - RW */
69 #define E1000_FEXTNVM6 0x00010 /* Future Extended NVM 6 - RW */
70 #define E1000_FEXTNVM7 0x000E4 /* Future Extended NVM 7 - RW */
71 #define E1000_FCT 0x00030 /* Flow Control Type - RW */
72 #define E1000_CONNSW 0x00034 /* Copper/Fiber switch control - RW */
73 #define E1000_VET 0x00038 /* VLAN Ether Type - RW */
74 #define E1000_ICR 0x000C0 /* Interrupt Cause Read - R/clr */
75 #define E1000_ITR 0x000C4 /* Interrupt Throttling Rate - RW */
76 #define E1000_ICS 0x000C8 /* Interrupt Cause Set - WO */
77 #define E1000_IMS 0x000D0 /* Interrupt Mask Set - RW */
78 #define E1000_IMC 0x000D8 /* Interrupt Mask Clear - WO */
79 #define E1000_IAM 0x000E0 /* Interrupt Acknowledge Auto Mask */
80 #define E1000_IVAR 0x000E4 /* Interrupt Vector Allocation Register - RW */
81 #define E1000_SVCR 0x000F0
82 #define E1000_SVT 0x000F4
83 #define E1000_LPIC 0x000FC /* Low Power IDLE control */
84 #define E1000_RCTL 0x00100 /* Rx Control - RW */
85 #define E1000_FXTTV 0x00170 /* Flow Control Transmit Timer Value - RW */
86 #define E1000_TXCW 0x00178 /* Tx Configuration Word - RW */
87 #define E1000_RXCW 0x00180 /* Rx Configuration Word - RO */
88 #define E1000_PBA_ECC 0x01100 /* PBA ECC Register */
89 #define E1000_EICR 0x01580 /* Ext. Interrupt Cause Read - R/clr */
90 #define E1000_EITR(_n) (0x01680 + (0x4 * (_n)))
91 #define E1000_EICS 0x01520 /* Ext. Interrupt Cause Set - WO */
92 #define E1000_EIMS 0x01524 /* Ext. Interrupt Mask Set/Read - RW */
93 #define E1000_EIMC 0x01528 /* Ext. Interrupt Mask Clear - WO */
94 #define E1000_EIAC 0x0152C /* Ext. Interrupt Auto Clear - RW */
95 #define E1000_EIAM 0x01530 /* Ext. Interrupt Ack Auto Clear Mask - RW */
96 #define E1000_GPIE 0x01514 /* General Purpose Interrupt Enable - RW */
97 #define E1000_IVAR0 0x01700 /* Interrupt Vector Allocation (array) - RW */
98 #define E1000_IVAR_MISC 0x01740 /* IVAR for "other" causes - RW */
99 #define E1000_TCTL 0x00400 /* Tx Control - RW */
100 #define E1000_TCTL_EXT 0x00404 /* Extended Tx Control - RW */
101 #define E1000_TIPG 0x00410 /* Tx Inter-packet gap - RW */
102 #define E1000_TBT 0x00448 /* Tx Burst Timer - RW */
103 #define E1000_AIT 0x00458 /* Adaptive Interframe Spacing Throttle - RW */
104 #define E1000_LEDCTL 0x00E00 /* LED Control - RW */
105 #define E1000_LEDMUX 0x08130 /* LED MUX Control */
106 #define E1000_EXTCNF_CTRL 0x00F00 /* Extended Configuration Control */
107 #define E1000_EXTCNF_SIZE 0x00F08 /* Extended Configuration Size */
108 #define E1000_PHY_CTRL 0x00F10 /* PHY Control Register in CSR */
109 #define E1000_POEMB 0x00000 /* PHY OEM Bits */
110 #define E1000_PBA 0x01000 /* Packet Buffer Allocation - RW */
111 #define E1000_PBS 0x01008 /* Packet Buffer Size */
112 #define E1000_PBECCSTS 0x0100C /* Packet Buffer ECC Status - RW */
113 #define E1000_EEMNGCTL 0x01010 /* MNG EEPROM Control */
114 #define E1000_EEARBC 0x01024 /* EEPROM Auto Read Bus Control */
115 #define E1000_FLASHT 0x01028 /* FLASH Timer Register */
116 #define E1000_EEWR 0x0102C /* EEPROM Write Register - RW */
117 #define E1000_FLSWCNTL 0x01030 /* FLASH control register */
118 #define E1000_FLSWDATA 0x01034 /* FLASH data register */
119 #define E1000_FLSWCNT 0x01038 /* FLASH Access Counter */
120 #define E1000_FLOP 0x0103C /* FLASH Opcode Register */
121 #define E1000_I2CCMD 0x01028 /* SFPI2C Command Register - RW */
122 #define E1000_I2CPARAMS 0x0102C /* SFPI2C Parameters Register - RW */
123 #define E1000_I2CBB_EN 0x0000100 /* I2C - Bit Bang Enable */
124 #define E1000_I2C_CLK_OUT 0x0000200 /* I2C- Clock */
125 #define E1000_I2C_DATA_OUT 0x0000400 /* I2C- Data Out */
126 #define E1000_I2C_DATA_OE_N 0x0000800 /* I2C- Data Output Enable */

```

```

127 #define E1000_I2C_DATA_IN      0x00001000 /* I2C- Data In */
128 #define E1000_I2C_CLK_OE_N    0x00002000 /* I2C- Clock Output Enable */
129 #define E1000_I2C_CLK_IN      0x00004000 /* I2C- Clock In */
130 #define E1000_I2C_CLK_STRETCH_DIS 0x00008000 /* I2C- Dis Clk Stretching */
131 #define E1000_WDSTP            0x01040 /* Watchdog Setup - RW */
132 #define E1000_SWDSSTS         0x01044 /* SW Device Status - RW */
133 #define E1000_FRTIMER         0x01048 /* Free Running Timer - RW */
134 #define E1000_TCPTIMER        0x0104C /* TCP Timer - RW */
135 #define E1000_VPDDIAG         0x01060 /* VPD Diagnostic - RO */
136 #define E1000_ICR_V2          0x01500 /* Intr Cause - new location - RC */
137 #define E1000_ICS_V2          0x01504 /* Intr Cause Set - new location - WO */
138 #define E1000_IMS_V2          0x01508 /* Intr Mask Set/Read - new location - RW */
139 #define E1000_IMC_V2          0x0150C /* Intr Mask Clear - new location - WO */
140 #define E1000_IAM_V2          0x01510 /* Intr Ack Auto Mask - new location - RW */
141 #define E1000_ERT              0x02008 /* Early Rx Threshold - RW */
142 #define E1000_FCTRL           0x02160 /* Flow Control Receive Threshold Low - RW */
143 #define E1000_FCPTH           0x02168 /* Flow Control Receive Threshold High - RW */
144 #define E1000_PSRCTL          0x02170 /* Packet Split Receive Control - RW */
145 #define E1000_RDPH             0x02410 /* Rx Data FIFO Head - RW */
146 #define E1000_RDPFT           0x02418 /* Rx Data FIFO Tail - RW */
147 #define E1000_RDPFHS           0x02420 /* Rx Data FIFO Head Saved - RW */
148 #define E1000_RDPFSTS          0x02428 /* Rx Data FIFO Tail Saved - RW */
149 #define E1000_RDPFC           0x02430 /* Rx Data FIFO Packet Count - RW */
150 #define E1000_PBRTH           0x02458 /* PB Rx Arbitration Threshold - RW */
151 #define E1000_FCRTRV          0x02460 /* Flow Control Refresh Timer Value - RW */
152 /* Split and Replication Rx Control - RW */
153 #define E1000_RDPUMB           0x025CC /* DMA Rx Descriptor uC Mailbox - RW */
154 #define E1000_RDPUPAD          0x025D0 /* DMA Rx Descriptor uC Addr Command - RW */
155 #define E1000_RDPUPWD          0x025D4 /* DMA Rx Descriptor uC Data Write - RW */
156 #define E1000_RDPURD           0x025D8 /* DMA Rx Descriptor uC Data Read - RW */
157 #define E1000_RDPUCCTL         0x025DC /* DMA Rx Descriptor uC Control - RW */
158 #define E1000_PBDIAG           0x02458 /* Packet Buffer Diagnostic - RW */
159 #define E1000_RXPBS            0x02404 /* Rx Packet Buffer Size - RW */
160 #define E1000_IRPBS            0x02404 /* Same as RXPBS, renamed for newer Si - RW */
161 #define E1000_PBRWAC           0x024E8 /* Rx packet buffer wrap around counter - RO */
162 #define E1000_RDTR             0x02820 /* Rx Delay Timer - RW */
163 #define E1000_RADV             0x0282C /* Rx Interrupt Absolute Delay Timer - RW */
164 #define E1000_EMIAADD           0x10 /* Extended Memory Indirect Address */
165 #define E1000_EMINDATA         0x11 /* Extended Memory Indirect Data */
166 #define E1000_SRWR             0x12018 /* Shadow Ram Write Register - RW */
167 #define E1000_I210_FLMNGCTL     0x12038
168 #define E1000_I210_FLMNGDATA    0x1203C
169 #define E1000_I210_FLMNGCNT     0x12040

171 #define E1000_I210_FLSWCTL      0x12048
172 #define E1000_I210_FLSWDATA    0x1204C
173 #define E1000_I210_FLSWCNT     0x12050

175 #define E1000_I210_FLA          0x1201C

177 #define E1000_INVN_DATA_REG(_n) (0x12120 + 4*_n)
178 #define E1000_INVN_SIZE        64 /* Number of INVM Data Registers */

180 /* QAV Tx mode control register */
181 #define E1000_I210_TQAVCTRL    0x3570

183 /* QAV Tx mode control register bitfields masks */
184 /* QAV enable */
185 #define E1000_TQAVCTRL_MODE    (1 << 0)
186 /* Fetching arbitration type */
187 #define E1000_TQAVCTRL_FETCH_ARB (1 << 4)
188 /* Fetching timer enable */
189 #define E1000_TQAVCTRL_FETCH_TIMER_ENABLE (1 << 5)
190 /* Launch arbitration type */
191 #define E1000_TQAVCTRL_LAUNCH_ARB (1 << 8)
192 /* Launch timer enable */

```

```

193 #define E1000_TQAVCTRL_LAUNCH_TIMER_ENABLE (1 << 9)
194 /* SP waits for SR enable */
195 #define E1000_TQAVCTRL_SP_WAIT_SR (1 << 10)
196 /* Fetching timer correction */
197 #define E1000_TQAVCTRL_FETCH_TIMER_DELTA_OFFSET 16
198 #define E1000_TQAVCTRL_FETCH_TIMER_DELTA \
199 (0xFFFF << E1000_TQAVCTRL_FETCH_TIMER_DELTA_OFFSET)

201 /* High credit registers where _n can be 0 or 1. */
202 #define E1000_I210_TQAVHC(_n) (0x300C + 0x40 * (_n))

204 /* Queues fetch arbitration priority control register */
205 #define E1000_I210_TQAVARBCTRL 0x3574
206 /* Queues priority masks where _n and _p can be 0-3. */
207 #define E1000_TQAVARBCTRL_QUEUE_PRI(_n, _p) ((_p) << (2 * _n))
208 /* QAV Tx mode control registers where _n can be 0 or 1. */
209 #define E1000_I210_TQAVCC(_n) (0x3004 + 0x40 * (_n))

211 /* QAV Tx mode control register bitfields masks */
212 #define E1000_TQAVCC_IDLE_SLOPE 0xFFFF /* Idle slope */
213 #define E1000_TQAVCC_KEEP_CREDITS (1 << 30) /* Keep credits opt enable */
214 #define E1000_TQAVCC_QUEUE_MODE (1 << 31) /* SP vs. SR Tx mode */

216 /* Good transmitted packets counter registers */
217 #define E1000_PQGPTC(_n) (0x010014 + (0x100 * (_n)))

219 /* Queues packet buffer size masks where _n can be 0-3 and _s 0-63 [kB] */
220 #define E1000_I210_TXPBS_SIZE(_n, _s) ((_s) << (6 * _n))

222 #define E1000_MMDAC 13 /* MMD Access Control */
223 #define E1000_MMDAAD 14 /* MMD Access Address/Data */

225 /* Convenience macros
226 *
227 * Note: "_n" is the queue number of the register to be written to.
228 *
229 * Example usage:
230 * E1000_RDBAL_REG(current_rx_queue)
231 */
232 #define E1000_RDBAL(_n) ((_n) < 4 ? (0x02800 + ((_n) * 0x100)) : \
233 (0x0C000 + ((_n) * 0x40))
234 #define E1000_RDBAH(_n) ((_n) < 4 ? (0x02804 + ((_n) * 0x100)) : \
235 (0x0C004 + ((_n) * 0x40))
236 #define E1000_RDLEN(_n) ((_n) < 4 ? (0x02808 + ((_n) * 0x100)) : \
237 (0x0C008 + ((_n) * 0x40))
238 #define E1000_SRRCTL(_n) ((_n) < 4 ? (0x0280C + ((_n) * 0x100)) : \
239 (0x0C00C + ((_n) * 0x40))
240 #define E1000_RDH(_n) ((_n) < 4 ? (0x02810 + ((_n) * 0x100)) : \
241 (0x0C010 + ((_n) * 0x40))
242 #define E1000_RXCTL(_n) ((_n) < 4 ? (0x02814 + ((_n) * 0x100)) : \
243 (0x0C014 + ((_n) * 0x40))
244 #define E1000_DCA_RXCTRL(_n) E1000_RXCTL(_n)
245 #define E1000_RDT(_n) ((_n) < 4 ? (0x02818 + ((_n) * 0x100)) : \
246 (0x0C018 + ((_n) * 0x40))
247 #define E1000_RXDCTL(_n) ((_n) < 4 ? (0x02828 + ((_n) * 0x100)) : \
248 (0x0C028 + ((_n) * 0x40))
249 #define E1000_RQDPC(_n) ((_n) < 4 ? (0x02830 + ((_n) * 0x100)) : \
250 (0x0C030 + ((_n) * 0x40))
251 #define E1000_TDBAL(_n) ((_n) < 4 ? (0x03800 + ((_n) * 0x100)) : \
252 (0x0E000 + ((_n) * 0x40))
253 #define E1000_TDBAH(_n) ((_n) < 4 ? (0x03804 + ((_n) * 0x100)) : \
254 (0x0E004 + ((_n) * 0x40))
255 #define E1000_TDLEN(_n) ((_n) < 4 ? (0x03808 + ((_n) * 0x100)) : \
256 (0x0E008 + ((_n) * 0x40))
257 #define E1000_TDH(_n) ((_n) < 4 ? (0x03810 + ((_n) * 0x100)) : \
258 (0x0E010 + ((_n) * 0x40))

```

```

259 #define E1000_TXCTL(_n) ((_n) < 4 ? (0x03814 + ((_n) * 0x100)) : \
260 (0x0E014 + ((_n) * 0x40)))
261 #define E1000_DCA_TXCTRL(_n) E1000_TXCTL(_n)
262 #define E1000_TDT(_n) ((_n) < 4 ? (0x03818 + ((_n) * 0x100)) : \
263 (0x0E018 + ((_n) * 0x40)))
264 #define E1000_TXDCTL(_n) ((_n) < 4 ? (0x03828 + ((_n) * 0x100)) : \
265 (0x0E028 + ((_n) * 0x40)))
266 #define E1000_TDWBAL(_n) ((_n) < 4 ? (0x03838 + ((_n) * 0x100)) : \
267 (0x0E038 + ((_n) * 0x40)))
268 #define E1000_TDWBAH(_n) ((_n) < 4 ? (0x0383C + ((_n) * 0x100)) : \
269 (0x0E03C + ((_n) * 0x40)))
270 #define E1000_TARC(_n) (0x03840 + ((_n) * 0x100))
271 #define E1000_RSRPD 0x02C00 /* Rx Small Packet Detect - RW */
272 #define E1000_RAID 0x02C08 /* Receive Ack Interrupt Delay - RW */
273 #define E1000_TXDMAC 0x03000 /* Tx DMA Control - RW */
274 #define E1000_KABGTXD 0x03004 /* AFE Band Gap Transmit Ref Data */
275 #define E1000_PSRTYPE(_i) (0x05480 + ((_i) * 4))
276 #define E1000_RAL(_i) (((_i) <= 15) ? (0x05400 + ((_i) * 8)) : \
277 (0x054E0 + ((_i) * 8)))
278 #define E1000_RAH(_i) (((_i) <= 15) ? (0x05404 + ((_i) * 8)) : \
279 (0x054E4 + ((_i) * 8)))
280 #define E1000_SHRAL(_i) (0x05438 + ((_i) * 8))
281 #define E1000_SHRAH(_i) (0x0543C + ((_i) * 8))
282 #define E1000_IP4AT_REG(_i) (0x05840 + ((_i) * 8))
283 #define E1000_IP6AT_REG(_i) (0x05880 + ((_i) * 4))
284 #define E1000_WUPM_REG(_i) (0x05A00 + ((_i) * 4))
285 #define E1000_FFFMT_REG(_i) (0x09000 + ((_i) * 8))
286 #define E1000_FFFVT_REG(_i) (0x09800 + ((_i) * 8))
287 #define E1000_FFFLT_REG(_i) (0x05F00 + ((_i) * 8))
288 #define E1000_PBSLAC 0x03100 /* Pkt Buffer Slave Access Control */
289 #define E1000_PBSLAD(_n) (0x03110 + (0x4 * (_n))) /* Pkt Buffer DWORD */
290 #define E1000_TXPBS 0x03404 /* Tx Packet Buffer Size - RW */
291 /* Same as TXPBS, renamed for newer Si - RW */
292 #define E1000_ITPBS 0x03404
293 #define E1000_TDPH 0x03410 /* Tx Data FIFO Head - RW */
294 #define E1000_TDFT 0x03418 /* Tx Data FIFO Tail - RW */
295 #define E1000_TDFHS 0x03420 /* Tx Data FIFO Head Saved - RW */
296 #define E1000_TDFTS 0x03428 /* Tx Data FIFO Tail Saved - RW */
297 #define E1000_TDFPC 0x03430 /* Tx Data FIFO Packet Count - RW */
298 #define E1000_TDPUMB 0x0357C /* DMA Tx Desc uC Mail Box - RW */
299 #define E1000_TDPUAD 0x03580 /* DMA Tx Desc uC Addr Command - RW */
300 #define E1000_TDPUWD 0x03584 /* DMA Tx Desc uC Data Write - RW */
301 #define E1000_TDPURD 0x03588 /* DMA Tx Desc uC Data Read - RW */
302 #define E1000_TDPUCTL 0x0358C /* DMA Tx Desc uC Control - RW */
303 #define E1000_DTXCTL 0x03590 /* DMA Tx Control - RW */
304 #define E1000_DTXCPLGL 0x0359C /* DMA Tx Control flag low - RW */
305 #define E1000_DTXCPLGH 0x035A0 /* DMA Tx Control flag high - RW */
306 /* DMA Tx Max Total Allow Size Reqs - RW */
307 #define E1000_DTXMXSZRQ 0x03540
308 #define E1000_TIDV 0x03820 /* Tx Interrupt Delay Value - RW */
309 #define E1000_TADV 0x0382C /* Tx Interrupt Absolute Delay Val - RW */
310 #define E1000_TSPMT 0x03830 /* TCP Segmentation PAD & Min Threshold - RW */
311 #define E1000_CRCERRS 0x04000 /* CRC Error Count - R/clr */
312 #define E1000_ALGNERRC 0x04004 /* Alignment Error Count - R/clr */
313 #define E1000_SYMERRS 0x04008 /* Symbol Error Count - R/clr */
314 #define E1000_RXERRC 0x0400C /* Receive Error Count - R/clr */
315 #define E1000_MPC 0x04010 /* Missed Packet Count - R/clr */
316 #define E1000_SCC 0x04014 /* Single Collision Count - R/clr */
317 #define E1000_ECOL 0x04018 /* Excessive Collision Count - R/clr */
318 #define E1000_MCC 0x0401C /* Multiple Collision Count - R/clr */
319 #define E1000_LATCOL 0x04020 /* Late Collision Count - R/clr */
320 #define E1000_COLC 0x04028 /* Collision Count - R/clr */
321 #define E1000_DC 0x04030 /* Defer Count - R/clr */
322 #define E1000_TNCRS 0x04034 /* Tx-No CRS - R/clr */
323 #define E1000_SEC 0x04038 /* Sequence Error Count - R/clr */
324 #define E1000_CEXTERR 0x0403C /* Carrier Extension Error Count - R/clr */

```

```

325 #define E1000_RLEC 0x04040 /* Receive Length Error Count - R/clr */
326 #define E1000_XONRXC 0x04048 /* XON Rx Count - R/clr */
327 #define E1000_XONTXC 0x0404C /* XON Tx Count - R/clr */
328 #define E1000_XOFFRXC 0x04050 /* XOFF Rx Count - R/clr */
329 #define E1000_XOFFTXC 0x04054 /* XOFF Tx Count - R/clr */
330 #define E1000_FCRUC 0x04058 /* Flow Control Rx Unsupported Count - R/clr */
331 #define E1000_PRC64 0x0405C /* Packets Rx (64 bytes) - R/clr */
332 #define E1000_PRC127 0x04060 /* Packets Rx (65-127 bytes) - R/clr */
333 #define E1000_PRC255 0x04064 /* Packets Rx (128-255 bytes) - R/clr */
334 #define E1000_PRC511 0x04068 /* Packets Rx (255-511 bytes) - R/clr */
335 #define E1000_PRC1023 0x0406C /* Packets Rx (512-1023 bytes) - R/clr */
336 #define E1000_PRC1522 0x04070 /* Packets Rx (1024-1522 bytes) - R/clr */
337 #define E1000_GPRC 0x04074 /* Good Packets Rx Count - R/clr */
338 #define E1000_BPRC 0x04078 /* Broadcast Packets Rx Count - R/clr */
339 #define E1000_MPRC 0x0407C /* Multicast Packets Rx Count - R/clr */
340 #define E1000_GPTC 0x04080 /* Good Packets Tx Count - R/clr */
341 #define E1000_GORCL 0x04088 /* Good Octets Rx Count Low - R/clr */
342 #define E1000_GORCH 0x0408C /* Good Octets Rx Count High - R/clr */
343 #define E1000_GOTCL 0x04090 /* Good Octets Tx Count Low - R/clr */
344 #define E1000_GOTCH 0x04094 /* Good Octets Tx Count High - R/clr */
345 #define E1000_RNBC 0x040A0 /* Rx No Buffers Count - R/clr */
346 #define E1000_RUC 0x040A4 /* Rx Undersize Count - R/clr */
347 #define E1000_RFC 0x040A8 /* Rx Fragment Count - R/clr */
348 #define E1000_ROC 0x040AC /* Rx Oversize Count - R/clr */
349 #define E1000_RJC 0x040B0 /* Rx Jabber Count - R/clr */
350 #define E1000_MGTPRC 0x040B4 /* Management Packets Rx Count - R/clr */
351 #define E1000_MGTPDC 0x040B8 /* Management Packets Dropped Count - R/clr */
352 #define E1000_MGTPTC 0x040BC /* Management Packets Tx Count - R/clr */
353 #define E1000_TORL 0x040C0 /* Total Octets Rx Low - R/clr */
354 #define E1000_TORH 0x040C4 /* Total Octets Rx High - R/clr */
355 #define E1000_TOTL 0x040C8 /* Total Octets Tx Low - R/clr */
356 #define E1000_TOTH 0x040CC /* Total Octets Tx High - R/clr */
357 #define E1000_TPR 0x040D0 /* Total Packets Rx - R/clr */
358 #define E1000_TPT 0x040D4 /* Total Packets Tx - R/clr */
359 #define E1000_PTC64 0x040D8 /* Packets Tx (64 bytes) - R/clr */
360 #define E1000_PTC127 0x040DC /* Packets Tx (65-127 bytes) - R/clr */
361 #define E1000_PTC255 0x040E0 /* Packets Tx (128-255 bytes) - R/clr */
362 #define E1000_PTC511 0x040E4 /* Packets Tx (256-511 bytes) - R/clr */
363 #define E1000_PTC1023 0x040E8 /* Packets Tx (512-1023 bytes) - R/clr */
364 #define E1000_PTC1522 0x040EC /* Packets Tx (1024-1522 Bytes) - R/clr */
365 #define E1000_MPTC 0x040F0 /* Multicast Packets Tx Count - R/clr */
366 #define E1000_BPTC 0x040F4 /* Broadcast Packets Tx Count - R/clr */
367 #define E1000_TSCTC 0x040F8 /* TCP Segmentation Context Tx - R/clr */
368 #define E1000_TSCTFC 0x040FC /* TCP Segmentation Context Tx Fail - R/clr */
369 #define E1000_IAC 0x04100 /* Interrupt Assertion Count */
370 #define E1000_ICRXPTC 0x04104 /* Interrupt Cause Rx Pkt Timer Expire Count */
371 #define E1000_ICRXATC 0x04108 /* Interrupt Cause Rx Abs Timer Expire Count */
372 #define E1000 ICTXPTC 0x0410C /* Interrupt Cause Tx Pkt Timer Expire Count */
373 #define E1000 ICTXATC 0x04110 /* Interrupt Cause Tx Abs Timer Expire Count */
374 #define E1000 ICTXQEC 0x04118 /* Interrupt Cause Tx Queue Empty Count */
375 #define E1000 ICTXQMC 0x0411C /* Interrupt Cause Tx Queue Min Thresh Count */
376 #define E1000_ICRDMTC 0x04120 /* Interrupt Cause Rx Desc Min Thresh Count */
377 #define E1000_ICRXOC 0x04124 /* Interrupt Cause Receiver Overrun Count */
378 #define E1000_CRC_OFFSET 0x05F50 /* CRC Offset register */

380 #define E1000_VFGPRC 0x00F10
381 #define E1000_VFGORC 0x00F18
382 #define E1000_VFMPRC 0x00F3C
383 #define E1000_VFGPTC 0x00F14
384 #define E1000_VFGOTC 0x00F34
385 #define E1000_VFGOTLBC 0x00F50
386 #define E1000_VFGPTLBC 0x00F44
387 #define E1000_VFGORLBC 0x00F48
388 #define E1000_VFGPRLBC 0x00F40
389 /* Virtualization statistical counters */
390 #define E1000_PFFVGPRC(_n) (0x010010 + (0x100 * (_n)))

```



```

391 #define E1000_PVFGPRTC(_n) (0x010014 + (0x100 * (_n)))
392 #define E1000_PVFGGRC(_n) (0x010018 + (0x100 * (_n)))
393 #define E1000_PVFGGRTC(_n) (0x010034 + (0x100 * (_n)))
394 #define E1000_PVFGMPRC(_n) (0x010038 + (0x100 * (_n)))
395 #define E1000_PVFGPRLBC(_n) (0x010040 + (0x100 * (_n)))
396 #define E1000_PVFGPTLBC(_n) (0x010044 + (0x100 * (_n)))
397 #define E1000_PVFGORLBC(_n) (0x010048 + (0x100 * (_n)))
398 #define E1000_PVFGOTLBC(_n) (0x010050 + (0x100 * (_n)))

400 /* LinkSec */
401 #define E1000_LSECTXUT 0x04300 /* Tx Untagged Pkt Cnt */
402 #define E1000_LSECTXPKTE 0x04304 /* Encrypted Tx Pkts Cnt */
403 #define E1000_LSECTXPKPT 0x04308 /* Protected Tx Pkt Cnt */
404 #define E1000_LSECTXOCTE 0x0430C /* Encrypted Tx Octets Cnt */
405 #define E1000_LSECTXOCTP 0x04310 /* Protected Tx Octets Cnt */
406 #define E1000_LSECRXUT 0x04314 /* Untagged non-Strict Rx Pkt Cnt */
407 #define E1000_LSECRXOCTD 0x0431C /* Rx Octets Decrypted Count */
408 #define E1000_LSECRXOCTV 0x04320 /* Rx Octets Validated */
409 #define E1000_LSECRXBAD 0x04324 /* Rx Bad Tag */
410 #define E1000_LSECRXNOSCI 0x04328 /* Rx Packet No SCI Count */
411 #define E1000_LSECRXUNSCI 0x0432C /* Rx Packet Unknown SCI Count */
412 #define E1000_LSECRXUNCHK 0x04330 /* Rx Unchecked Packets Count */
413 #define E1000_LSECRXDCLAY 0x04340 /* Rx Delayed Packet Count */
414 #define E1000_LSECRXLATE 0x04350 /* Rx Late Packets Count */
415 #define E1000_LSECRXOK(_n) (0x04360 + (0x04 * (_n))) /* Rx Pkt OK Cnt */
416 #define E1000_LSECRXINV(_n) (0x04380 + (0x04 * (_n))) /* Rx Invalid Cnt */
417 #define E1000_LSECRXNV(_n) (0x043A0 + (0x04 * (_n))) /* Rx Not Valid Cnt */
418 #define E1000_LSECRXUNSA 0x043C0 /* Rx Unused SA Count */
419 #define E1000_LSECRXNUSA 0x043D0 /* Rx Not Using SA Count */
420 #define E1000_LSECTXCAP 0x0B000 /* Tx Capabilities Register - RO */
421 #define E1000_LSECRXCAP 0x0B300 /* Rx Capabilities Register - RO */
422 #define E1000_LSECTXCTRL 0x0B004 /* Tx Control - RW */
423 #define E1000_LSECRXCTRL 0x0B304 /* Rx Control - RW */
424 #define E1000_LSECTXSCL 0x0B008 /* Tx SCI Low - RW */
425 #define E1000_LSECTXSCH 0x0B00C /* Tx SCI High - RW */
426 #define E1000_LSECTXSA 0x0B010 /* Tx SA0 - RW */
427 #define E1000_LSECTXPN0 0x0B018 /* Tx SA PN 0 - RW */
428 #define E1000_LSECTXPN1 0x0B01C /* Tx SA PN 1 - RW */
429 #define E1000_LSECRXSCL 0x0B3D0 /* Rx SCI Low - RW */
430 #define E1000_LSECRXSCH 0x0B3E0 /* Rx SCI High - RW */
431 /* LinkSec Tx 128-bit Key 0 - WO */
432 #define E1000_LSECTXKEY0(_n) (0x0B020 + (0x04 * (_n)))
433 /* LinkSec Tx 128-bit Key 1 - WO */
434 #define E1000_LSECTXKEY1(_n) (0x0B030 + (0x04 * (_n)))
435 #define E1000_LSECRXSA(_n) (0x0B310 + (0x04 * (_n))) /* Rx SAs - RW */
436 #define E1000_LSECRXPN(_n) (0x0B330 + (0x04 * (_n))) /* Rx SAs - RW */
437 /* LinkSec Rx Keys - where _n is the SA no. and _m the 4 dwords of the 128 bit
438 * key - RW.
439 */
440 #define E1000_LSECRXKEY(_n, _m) (0x0B350 + (0x10 * (_n)) + (0x04 * (_m)))

442 #define E1000_SSVPC 0x041A0 /* Switch Security Violation Pkt Cnt */
443 #define E1000_IPSCTRL 0xB430 /* IpSec Control Register */
444 #define E1000_IPSRXCMD 0x0B408 /* IPsec Rx Command Register - RW */
445 #define E1000_IPSRXIDX 0x0B400 /* IPsec Rx Index - RW */
446 /* IPsec Rx IPv4/v6 Address - RW */
447 #define E1000_IPSRXIPADDR(_n) (0x0B420 + (0x04 * (_n)))
448 /* IPsec Rx 128-bit Key - RW */
449 #define E1000_IPSRXKEY(_n) (0x0B410 + (0x04 * (_n)))
450 #define E1000_IPSRXSALT 0x0B404 /* IPsec Rx Salt - RW */
451 #define E1000_IPSRXSPI 0x0B40C /* IPsec Rx SPI - RW */
452 /* IPsec Tx 128-bit Key - RW */
453 #define E1000_IPSTXKEY(_n) (0x0B460 + (0x04 * (_n)))
454 #define E1000_IPSTXSALT 0x0B454 /* IPsec Tx Salt - RW */
455 #define E1000_IPSTXIDX 0x0B450 /* IPsec Tx SA IDX - RW */
456 #define E1000_PCS_CFG0 0x04200 /* PCS Configuration 0 - RW */

```

```

457 #define E1000_PCS_LCTL 0x04208 /* PCS Link Control - RW */
458 #define E1000_PCS_LSTAT 0x0420C /* PCS Link Status - RO */
459 #define E1000_CBTMPC 0x0402C /* Circuit Breaker Tx Packet Count */
460 #define E1000_HTDPMC 0x0403C /* Host Transmit Discarded Packets */
461 #define E1000_CBRDPC 0x04044 /* Circuit Breaker Rx Dropped Count */
462 #define E1000_CBRMPC 0x0404C /* Circuit Breaker Rx Packet Count */
463 #define E1000_RPTH 0x04104 /* Rx Packets To Host */
464 #define E1000_HGPTC 0x04118 /* Host Good Packets Tx Count */
465 #define E1000_HTCBDPC 0x04124 /* Host Tx Circuit Breaker Dropped Count */
466 #define E1000_HGORCH 0x04128 /* Host Good Octets Received Count Low */
467 #define E1000_HGORCL 0x0412C /* Host Good Octets Received Count High */
468 #define E1000_HGOTCL 0x04130 /* Host Good Octets Transmit Count Low */
469 #define E1000_HGOTCH 0x04134 /* Host Good Octets Transmit Count High */
470 #define E1000_LENERRS 0x04138 /* Length Errors Count */
471 #define E1000_SCVPC 0x04228 /* SerDes/SGMII Code Violation Pkt Count */
472 #define E1000_HRMPC 0x0A018 /* Header Redirection Missed Packet Count */
473 #define E1000_PCS_ANADV 0x04218 /* AN advertisement - RW */
474 #define E1000_PCS_LPAB 0x0421C /* Link Partner Ability - RW */
475 #define E1000_PCS_NPTX 0x04220 /* AN Next Page Transmit - RW */
476 #define E1000_PCS_LPABNP 0x04224 /* Link Partner Ability Next Pg - RW */
477 #define E1000_RXCSUM 0x05000 /* Rx Checksum Control - RW */
478 #define E1000_RLPLM 0x05004 /* Rx Long Packet Max Length */
479 #define E1000_RFCTL 0x05008 /* Receive Filter Control */
480 #define E1000_MTA 0x05200 /* Multicast Table Array - RW Array */
481 #define E1000_RA 0x05400 /* Receive Address - RW Array */
482 #define E1000_RA2 0x054E0 /* 2nd half of Rx address array - RW Array */
483 #define E1000_VFTA 0x05600 /* VLAN Filter Table Array - RW Array */
484 #define E1000_VFT_CTL 0x0581C /* VMDq Control - RW */
485 #define E1000_CIAA 0x05B88 /* Config Indirect Access Address - RW */
486 #define E1000_CIAD 0x05B8C /* Config Indirect Access Data - RW */
487 #define E1000_VFQA0 0x0B000 /* VLAN Filter Queue Array 0 - RW Array */
488 #define E1000_VFQA1 0x0B200 /* VLAN Filter Queue Array 1 - RW Array */
489 #define E1000_WUC 0x05800 /* Wakeup Control - RW */
490 #define E1000_WUFC 0x05808 /* Wakeup Filter Control - RW */
491 #define E1000_WUS 0x05810 /* Wakeup Status - RO */
492 #define E1000_MANC 0x05820 /* Management Control - RW */
493 #define E1000_IPAV 0x05838 /* IP Address Valid - RW */
494 #define E1000_IP4AT 0x05840 /* IPv4 Address Table - RW Array */
495 #define E1000_IP6AT 0x05880 /* IPv6 Address Table - RW Array */
496 #define E1000_WUPL 0x05900 /* Wakeup Packet Length - RW */
497 #define E1000_WUPM 0x05A00 /* Wakeup Packet Memory - RO A */
498 #define E1000_PBA 0x05B68 /* MSIx PBA Clear - Read/Write 1's to clear */
499 #define E1000_FFILT 0x05F00 /* Flexible Filter Length Table - RW Array */
500 #define E1000_HOST_IF 0x08800 /* Host Interface */
501 #define E1000_FFMT 0x09000 /* Flexible Filter Mask Table - RW Array */
502 #define E1000_FFVT 0x09800 /* Flexible Filter Value Table - RW Array */
503 #define E1000_HIBBA 0x8F40 /* Host Interface Buffer Base Address */
504 /* Flexible Host Filter Table */
505 #define E1000_FHFT(_n) (0x09000 + ((_n) * 0x100))
506 /* Ext Flexible Host Filter Table */
507 #define E1000_FHFT_EXT(_n) (0x09A00 + ((_n) * 0x100))

510 #define E1000_KMRNCTRLSTA 0x00034 /* MAC-PHY interface - RW */
511 #define E1000_MANC2H 0x05860 /* Management Control To Host - RW */
512 /* Management Decision Filters */
513 #define E1000_MDEF(_n) (0x05890 + (4 * (_n)))
514 #define E1000_SW_FW_SYNC 0x05B5C /* SW-FW Synchronization - RW */
515 #define E1000_CCMCTL 0x05B48 /* CCM Control Register */
516 #define E1000_GIOCTL 0x05B44 /* GIO Analog Control Register */
517 #define E1000_SCCCTL 0x05B4C /* PCIc PLL Configuration Register */
518 #define E1000_GCR 0x05B00 /* PCI-Ex Control */
519 #define E1000_GCR2 0x05B64 /* PCI-Ex Control #2 */
520 #define E1000_GSCL_1 0x05B10 /* PCI-Ex Statistic Control #1 */
521 #define E1000_GSCL_2 0x05B14 /* PCI-Ex Statistic Control #2 */
522 #define E1000_GSCL_3 0x05B18 /* PCI-Ex Statistic Control #3 */

```

```

523 #define E1000_GSCL_4      0x05B1C /* PCI-Ex Statistic Control #4 */
524 #define E1000_FACTPS     0x05B30 /* Function Active and Power State to MNG */
525 #define E1000_SWSM       0x05B50 /* SW Semaphore */
526 #define E1000_FWSM       0x05B54 /* FW Semaphore */
527 /* Driver-only SW semaphore (not used by BOOT agents) */
528 #define E1000_SWSM2      0x05B58
529 #define E1000_DCA_ID     0x05B70 /* DCA Requester ID Information - RO */
530 #define E1000_DCA_CTRL   0x05B74 /* DCA Control - RW */
531 #define E1000_UFUSE      0x05B78 /* UFUSE - RO */
532 #define E1000_FFLT_DBG   0x05F04 /* Debug Register */
533 #define E1000_HICR       0x08F00 /* Host Interface Control */
534 #define E1000_FWSTS      0x08F0C /* FW Status */

536 /* RSS registers */
537 #define E1000_CPUVEC     0x02C10 /* CPU Vector Register - RW */
538 #define E1000_MRQC       0x05818 /* Multiple Receive Control - RW */
539 #define E1000_IMIR(i)    (0x05A80 + ((i) * 4)) /* Immediate Interrupt */
540 #define E1000_IMIREXT(i) (0x05AA0 + ((i) * 4)) /* Immediate INTR Ext */
541 #define E1000_IMIRVP     0x05AC0 /* Immediate INT Rx VLAN Priority -RW */
542 #define E1000_MSIXBM(i)  (0x01600 + ((i) * 4)) /* MSI-X Alloc Reg -RW */
543 #define E1000_RETA(i)    (0x05C00 + ((i) * 4)) /* Redirection Table - RW */
544 #define E1000_RSSRK(i)  (0x05C80 + ((i) * 4)) /* RSS Random Key - RW */
545 #define E1000_RSSIM      0x05864 /* RSS Interrupt Mask */
546 #define E1000_RSSIR      0x05868 /* RSS Interrupt Request */
547 /* VT Registers */
548 #define E1000_SWPBS      0x03004 /* Switch Packet Buffer Size - RW */
549 #define E1000_MBVFICR    0x00C80 /* Mailbox VF Cause - RWC */
550 #define E1000_MBVFIMR    0x00C84 /* Mailbox VF int Mask - RW */
551 #define E1000_VFLRE      0x00C88 /* VF Register Events - RWC */
552 #define E1000_VFRE       0x00C8C /* VF Receive Enables */
553 #define E1000_VFTE       0x00C90 /* VF Transmit Enables */
554 #define E1000_QDE        0x02408 /* Queue Drop Enable - RW */
555 #define E1000_DTXSWC     0x03500 /* DMA Tx Switch Control - RW */
556 #define E1000_WVBR       0x03554 /* VM Wrong Behavior - RWS */
557 #define E1000_RPLOLR     0x05AF0 /* Replication Offload - RW */
558 #define E1000_UTA        0x0A000 /* Unicast Table Array - RW */
559 #define E1000_IOVTCL     0x05BBC /* IOV Control Register */
560 #define E1000_VMRCTL     0X05D80 /* Virtual Mirror Rule Control */
561 #define E1000_VMRVLAN    0x05D90 /* Virtual Mirror Rule VLAN */
562 #define E1000_VMRVM      0x05DA0 /* Virtual Mirror Rule VM */
563 #define E1000_MDFB       0x03558 /* Malicious Driver free block */
564 #define E1000_LVMWC      0x03548 /* Last VM Misbehavior cause */
565 #define E1000_TXSWC      0x05ACC /* Tx Switch Control */
566 #define E1000_SCRL       0x05DB0 /* Storm Control Control */
567 #define E1000_BSCTRLH    0x05DB8 /* Broadcast Storm Control Threshold */
568 #define E1000_MSCTRLH    0x05DBC /* Multicast Storm Control Threshold */
569 /* These act per VF so an array friendly macro is used */
570 #define E1000_V2PMAILBOX(_n) (0x00C40 + (4 * (_n)))
571 #define E1000_P2VMAILBOX(_n) (0x00C00 + (4 * (_n)))
572 #define E1000_VMBMEM(_n)    (0x00800 + (64 * (_n)))
573 #define E1000_VFVMBMEM(_n) (0x00800 + (_n))
574 #define E1000_VMOLR(_n)    (0x05AD0 + (4 * (_n)))
575 /* VLAN Virtual Machine Filter - RW */
576 #define E1000_VLVF(_n)    (0x05D00 + (4 * (_n)))
577 #define E1000_VMVIR(_n)   (0x03700 + (4 * (_n)))
578 #define E1000_DVMOLR(_n)  (0x0C038 + (0x40 * (_n))) /* DMA VM offload */
579 #define E1000_VTCTRL(_n)  (0x10000 + (0x100 * (_n))) /* VT Control */
580 #define E1000_TSNCRXCTL  0x0B620 /* Rx Time Sync Control register - RW */
581 #define E1000_TSNCTXCTL  0x0B614 /* Tx Time Sync Control register - RW */
582 #define E1000_TSNCRXCFG  0x05F50 /* Time Sync Rx Configuration - RW */
583 #define E1000_RXSTMP_L   0x0B624 /* Rx timestamp Low - RO */
584 #define E1000_RXSTMP_H   0x0B628 /* Rx timestamp High - RO */
585 #define E1000_RXSATRL_L  0x0B62C /* Rx timestamp attribute low - RO */
586 #define E1000_RXSATRL_H  0x0B630 /* Rx timestamp attribute high - RO */
587 #define E1000_TXSTMP_L   0x0B618 /* Tx timestamp value Low - RO */
588 #define E1000_TXSTMP_H   0x0B61C /* Tx timestamp value High - RO */

```

```

589 #define E1000_SYSTIML    0x0B600 /* System time register Low - RO */
590 #define E1000_SYSTIMH    0x0B604 /* System time register High - RO */
591 #define E1000_TIMINCA    0x0B608 /* Increment attributes register - RW */
592 #define E1000_TIMADJL    0x0B60C /* Time sync time adjustment offset Low - RW */
593 #define E1000_TIMADJH    0x0B610 /* Time sync time adjustment offset High - RW */
594 #define E1000_TSAUXC     0x0B640 /* Timesync Auxiliary Control register */
595 #define E1000_SYSTIMR    0x0B6F8 /* System time register Residue */
596 #define E1000_TSICR      0x0B66C /* Interrupt Cause Register */
597 #define E1000_TSIM       0x0B674 /* Interrupt Mask Register */
598 #define E1000_RXMTRL     0x0B634 /* Time sync Rx EtherType and Msg Type - RW */
599 #define E1000_RXUDP      0x0B638 /* Time Sync Rx UDP Port - RW */

601 /* Filtering Registers */
602 #define E1000_SAQF(_n)    (0x05980 + (4 * (_n))) /* Source Address Queue Fltr */
603 #define E1000_DAQF(_n)    (0x059A0 + (4 * (_n))) /* Dest Address Queue Fltr */
604 #define E1000_SPQF(_n)    (0x059C0 + (4 * (_n))) /* Source Port Queue Fltr */
605 #define E1000_FTQF(_n)    (0x059E0 + (4 * (_n))) /* 5-tuple Queue Fltr */
606 #define E1000_TTQF(_n)    (0x059E0 + (4 * (_n))) /* 2-tuple Queue Fltr */
607 #define E1000_SYNQF(_n)  (0x055FC + (4 * (_n))) /* SYN Packet Queue Fltr */
608 #define E1000_ETQF(_n)    (0x05CB0 + (4 * (_n))) /* EType Queue Fltr */

610 #define E1000_RTTDCS     0x3600 /* Reedtown Tx Desc plane control and status */
611 #define E1000_RTTPCS     0x3474 /* Reedtown Tx Packet Plane control and status */
612 #define E1000_RTRPCS     0x2474 /* Rx packet plane control and status */
613 #define E1000_RTRUP2TC   0x05AC4 /* Rx User Priority to Traffic Class */
614 #define E1000_RTTUP2TC   0x0418 /* Transmit User Priority to Traffic Class */
615 /* Tx Desc plane TC Rate-scheduler config */
616 #define E1000_RTTDTCRC(_n) (0x3610 + ((_n) * 4))
617 /* Tx Packet plane TC Rate-Scheduler Config */
618 #define E1000_RTTPTCRC(_n) (0x3480 + ((_n) * 4))
619 /* Rx Packet plane TC Rate-Scheduler Config */
620 #define E1000_RTRPTCRC(_n) (0x2480 + ((_n) * 4))
621 /* Tx Desc Plane TC Rate-Scheduler Status */
622 #define E1000_RTTDTCRS(_n) (0x3630 + ((_n) * 4))
623 /* Tx Desc Plane TC Rate-Scheduler MMW */
624 #define E1000_RTTDTCRM(_n) (0x3650 + ((_n) * 4))
625 /* Tx Packet plane TC Rate-Scheduler Status */
626 #define E1000_RTTPTCRS(_n) (0x34A0 + ((_n) * 4))
627 /* Tx Packet plane TC Rate-scheduler MMW */
628 #define E1000_RTTPTCRM(_n) (0x34C0 + ((_n) * 4))
629 /* Rx Packet plane TC Rate-Scheduler Status */
630 #define E1000_RTRPTCRS(_n) (0x24A0 + ((_n) * 4))
631 /* Rx Packet plane TC Rate-Scheduler MMW */
632 #define E1000_RTRPTCRM(_n) (0x24C0 + ((_n) * 4))
633 /* Tx Desc plane VM Rate-Scheduler MMW */
634 #define E1000_RTTDVMRM(_n) (0x3670 + ((_n) * 4))
635 /* Tx BCN Rate-Scheduler MMW */
636 #define E1000_RTTBCNRM(_n) (0x3690 + ((_n) * 4))
637 #define E1000_RTTDQSEL   0x3604 /* Tx Desc Plane Queue Select */
638 #define E1000_RTTDVMRC   0x3608 /* Tx Desc Plane VM Rate-Scheduler Config */
639 #define E1000_RTTDVMRS   0x360C /* Tx Desc Plane VM Rate-Scheduler Status */
640 #define E1000_RTTBCNRC   0x36B0 /* Tx BCN Rate-Scheduler Config */
641 #define E1000_RTTBCNRS   0x36B4 /* Tx BCN Rate-Scheduler Status */
642 #define E1000_RTTBCNCR   0xB200 /* Tx BCN Control Register */
643 #define E1000_RTTBCNTR   0x35A4 /* Tx BCN Tagging */
644 #define E1000_RTTBCNCP   0xB208 /* Tx BCN Congestion point */
645 #define E1000_RTTBCNCR   0xB20C /* Rx BCN Control Register */
646 #define E1000_RTTBCNRD   0x36B8 /* Tx BCN Rate Drift */
647 #define E1000_PFCPTOP    0x1080 /* Priority Flow Control Type and Opcode */
648 #define E1000_RTTBCNIDX  0xB204 /* Tx BCN Congestion Point */
649 #define E1000_RTTBCNACH  0xB214 /* Tx BCN Control High */
650 #define E1000_RTTBCNACL  0xB210 /* Tx BCN Control Low */

652 /* DMA Coalescing registers */
653 #define E1000_DMCCR      0x02508 /* Control Register */
654 #define E1000_DMCTXTH    0x03550 /* Transmit Threshold */

```

```
655 #define E1000_DMCTLX    0x02514 /* Time to Lx Request */
656 #define E1000_DMCRRH    0x05DD0 /* Receive Packet Rate Threshold */
657 #define E1000_DMCCNT    0x05DD4 /* Current Rx Count */
658 #define E1000_FCRTC     0x02170 /* Flow Control Rx high watermark */
659 #define E1000_PCIEMISC  0x05BB8 /* PCIE misc config register */

661 /* PCIe Parity Status Register */
662 #define E1000_PCIEERRSTS    0x05BA8

664 #define E1000_PROXYYS    0x5F64 /* Proxying Status */
665 #define E1000_PROXYFC   0x5F60 /* Proxying Filter Control */
666 /* Thermal sensor configuration and status registers */
667 #define E1000_THMJT     0x08100 /* Junction Temperature */
668 #define E1000_THLOWTC   0x08104 /* Low Threshold Control */
669 #define E1000_THMIDTC   0x08108 /* Mid Threshold Control */
670 #define E1000_THHIGHTC  0x0810C /* High Threshold Control */
671 #define E1000_THSTAT    0x08110 /* Thermal Sensor Status */

673 /* Energy Efficient Ethernet "EEE" registers */
674 #define E1000_IPCNFG    0x0E38 /* Internal PHY Configuration */
675 #define E1000_LTRC     0x01A0 /* Latency Tolerance Reporting Control */
676 #define E1000_EEER     0x0E30 /* Energy Efficient Ethernet "EEE" */
677 #define E1000_EEE_SU    0x0E34 /* EEE Setup */
678 #define E1000_TLPIC    0x4148 /* EEE Tx LPI Count - TLPIC */
679 #define E1000_RLPIC    0x414C /* EEE Rx LPI Count - RLPIC */

681 /* OS2BMC Registers */
682 #define E1000_B2OSPC    0x08FE0 /* BMC2OS packets sent by BMC */
683 #define E1000_B2OGPRC   0x04158 /* BMC2OS packets received by host */
684 #define E1000_O2BGPTC   0x08FE4 /* OS2BMC packets received by BMC */
685 #define E1000_O2BSPC    0x0415C /* OS2BMC packets transmitted by host */

687 #define E1000_DOBFFCTL  0x3F24 /* DMA OBFF Control Register */

690 #ifdef __cplusplus
691 }
_____unchanged_portion_omitted_____
```

new/usr/src/uts/common/io/igb/igb_gld.c

1

```
*****
37464 Wed Feb 26 09:49:37 2014
new/usr/src/uts/common/io/igb/igb_gld.c
4431 igb support for I354
4616 igb has uninitialized kstats
*****
1 /*
2  * CDDL HEADER START
3  *
4  * The contents of this file are subject to the terms of the
5  * Common Development and Distribution License (the "License").
6  * You may not use this file except in compliance with the License.
7  *
8  * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9  * or http://www.opensolaris.org/os/licensing.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */

22 /*
23 * Copyright(c) 2007-2010 Intel Corporation. All rights reserved.
24 */

26 /*
27 * Copyright (c) 2008, 2010, Oracle and/or its affiliates. All rights reserved.
28 * Copyright 2013, Nexenta Systems, Inc. All rights reserved.
29 * Copyright 2014 Pluribus Networks Inc.
30 */

32 #include "igb_sw.h"

34 int
35 igb_m_stat(void *arg, uint_t stat, uint64_t *val)
36 {
37     igb_t *igb = (igb_t *)arg;
38     struct e1000_hw *hw = &igb->hw;
39     igb_stat_t *igb_ks;
40     uint32_t low_val, high_val;

42     igb_ks = (igb_stat_t *)igb->igb_ks->ks_data;

44     mutex_enter(&igb->gen_lock);

46     if (igb->igb_state & IGB_SUSPENDED) {
47         mutex_exit(&igb->gen_lock);
48         return (ECANCELED);
49     }

51     switch (stat) {
52     case MAC_STAT_IFSPEED:
53         *val = igb->link_speed * 1000000ull;
54         break;

56     case MAC_STAT_MULTIRCV:
57         igb->stat_mprc += E1000_READ_REG(hw, E1000_MPRC);
58         *val = igb->stat_mprc;
59         igb_ks->mprc.value.ui64 +=
60             E1000_READ_REG(hw, E1000_MPRC);

```

new/usr/src/uts/common/io/igb/igb_gld.c

2

```
58         *val = igb_ks->mprc.value.ui64;
59         break;

61     case MAC_STAT_BRDCSTRCV:
62         igb->stat_bprc += E1000_READ_REG(hw, E1000_BPRC);
63         *val = igb->stat_bprc;
64         igb_ks->bprc.value.ui64 +=
65             E1000_READ_REG(hw, E1000_BPRC);
66         *val = igb_ks->bprc.value.ui64;
67         break;

68     case MAC_STAT_MULTIXMT:
69         igb->stat_mptc += E1000_READ_REG(hw, E1000_MPTC);
70         *val = igb->stat_mptc;
71         igb_ks->mptc.value.ui64 +=
72             E1000_READ_REG(hw, E1000_MPTC);
73         *val = igb_ks->mptc.value.ui64;
74         break;

75     case MAC_STAT_BRDCSTXMT:
76         igb->stat_bptc += E1000_READ_REG(hw, E1000_BPTC);
77         *val = igb->stat_bptc;
78         igb_ks->bptc.value.ui64 +=
79             E1000_READ_REG(hw, E1000_BPTC);
80         *val = igb_ks->bptc.value.ui64;
81         break;

82     case MAC_STAT_NORCVBUF:
83         igb->stat_rnbc += E1000_READ_REG(hw, E1000_RNBC);
84         *val = igb->stat_rnbc;
85         igb_ks->rnbc.value.ui64 +=
86             E1000_READ_REG(hw, E1000_RNBC);
87         *val = igb_ks->rnbc.value.ui64;
88         break;

89     case MAC_STAT_IERRORS:
90         igb->stat_rxerrc += E1000_READ_REG(hw, E1000_RXERRC);
91         igb->stat_algnerrc += E1000_READ_REG(hw, E1000_ALGNERRC);
92         igb_ks->rxerrc.value.ui64 +=
93             E1000_READ_REG(hw, E1000_RXERRC);
94         igb_ks->algnerrc.value.ui64 +=
95             E1000_READ_REG(hw, E1000_ALGNERRC);
96         igb_ks->rlec.value.ui64 +=
97             E1000_READ_REG(hw, E1000_RLEC);
98         igb->stat_crcerrs += E1000_READ_REG(hw, E1000_CRCERRS);
99         igb->stat_cexterr += E1000_READ_REG(hw, E1000_CEXTERR);
100        *val = igb->stat_rxerrc +
101            igb->stat_algnerrc +
102            igb_ks->rxerrc.value.ui64 +
103            igb_ks->algnerrc.value.ui64 +
104            igb_ks->rlec.value.ui64 +
105            igb->stat_crcerrs +
106            igb->stat_cexterr;
107        igb_ks->rxerrc.value.ui64 +
108        igb_ks->crcerrs.value.ui64 +
109        igb_ks->cexterr.value.ui64;
110        break;

111     case MAC_STAT_NOXMTBUF:
112         *val = 0;
113         break;

114     case MAC_STAT_OERRORS:

```

```

100     igb->stat_ecol += E1000_READ_REG(hw, E1000_ECOL);
101     *val = igb->stat_ecol;
108     igb_ks->ecol.value.ui64 +=
109         E1000_READ_REG(hw, E1000_ECOL);
110     *val = igb_ks->ecol.value.ui64;
102     break;

104     case MAC_STAT_COLLISIONS:
105         igb->stat_colc += E1000_READ_REG(hw, E1000_COLC);
106         *val = igb->stat_colc;
114         igb_ks->colc.value.ui64 +=
115             E1000_READ_REG(hw, E1000_COLC);
116         *val = igb_ks->colc.value.ui64;
107         break;

109     case MAC_STAT_RBYTES:
110         /*
111          * The 64-bit register will reset whenever the upper
112          * 32 bits are read. So we need to read the lower
113          * 32 bits first, then read the upper 32 bits.
114          */
115         low_val = E1000_READ_REG(hw, E1000_TORL);
116         high_val = E1000_READ_REG(hw, E1000_TORH);
117         igb->stat_tor += (uint64_t)high_val << 32 | (uint64_t)low_val;
118         *val = igb->stat_tor;
127         igb_ks->tor.value.ui64 +=
128             (uint64_t)high_val << 32 | (uint64_t)low_val;
129         *val = igb_ks->tor.value.ui64;
119         break;

121     case MAC_STAT_IPACKETS:
122         igb->stat_tpr += E1000_READ_REG(hw, E1000_TPR);
123         *val = igb->stat_tpr;
133         igb_ks->tpr.value.ui64 +=
134             E1000_READ_REG(hw, E1000_TPR);
135         *val = igb_ks->tpr.value.ui64;
124         break;

126     case MAC_STAT_OBYTES:
127         /*
128          * The 64-bit register will reset whenever the upper
129          * 32 bits are read. So we need to read the lower
130          * 32 bits first, then read the upper 32 bits.
131          */
132         low_val = E1000_READ_REG(hw, E1000_TOTL);
133         high_val = E1000_READ_REG(hw, E1000_TOTH);
134         igb->stat_tot += (uint64_t)high_val << 32 | (uint64_t)low_val;
135         *val = igb->stat_tot;
146         igb_ks->tot.value.ui64 +=
147             (uint64_t)high_val << 32 | (uint64_t)low_val;
148         *val = igb_ks->tot.value.ui64;
136         break;

138     case MAC_STAT_OPACKETS:
139         igb->stat_tpt += E1000_READ_REG(hw, E1000_TPT);
140         *val = igb->stat_tpt;
152         igb_ks->tpt.value.ui64 +=
153             E1000_READ_REG(hw, E1000_TPT);
154         *val = igb_ks->tpt.value.ui64;
141         break;

143     /* RFC 1643 stats */
144     case ETHER_STAT_ALIGN_ERRORS:
145         igb->stat_algnerrc += E1000_READ_REG(hw, E1000_ALGNERRC);
146         *val = igb->stat_algnerrc;
159         igb_ks->algnerrc.value.ui64 +=

```

```

160         E1000_READ_REG(hw, E1000_ALGNERRC);
161         *val = igb_ks->algnerrc.value.ui64;
147         break;

149     case ETHER_STAT_FCS_ERRORS:
150         igb->stat_crcerrs += E1000_READ_REG(hw, E1000_CRCERRS);
151         *val = igb->stat_crcerrs;
165         igb_ks->crcerrs.value.ui64 +=
166             E1000_READ_REG(hw, E1000_CRCERRS);
167         *val = igb_ks->crcerrs.value.ui64;
152         break;

154     case ETHER_STAT_FIRST_COLLISIONS:
155         igb->stat_scc += E1000_READ_REG(hw, E1000_SCC);
156         *val = igb->stat_scc;
171         igb_ks->scc.value.ui64 +=
172             E1000_READ_REG(hw, E1000_SCC);
173         *val = igb_ks->scc.value.ui64;
157         break;

159     case ETHER_STAT_MULTI_COLLISIONS:
160         igb->stat_mcc += E1000_READ_REG(hw, E1000_MCC);
161         *val = igb->stat_mcc;
177         igb_ks->mcc.value.ui64 +=
178             E1000_READ_REG(hw, E1000_MCC);
179         *val = igb_ks->mcc.value.ui64;
162         break;

164     case ETHER_STAT_SQE_ERRORS:
165         igb->stat_sec += E1000_READ_REG(hw, E1000_SEC);
166         *val = igb->stat_sec;
183         igb_ks->sec.value.ui64 +=
184             E1000_READ_REG(hw, E1000_SEC);
185         *val = igb_ks->sec.value.ui64;
167         break;

169     case ETHER_STAT_DEFER_XMTS:
170         igb->stat_dc += E1000_READ_REG(hw, E1000_DC);
171         *val = igb->stat_dc;
189         igb_ks->dc.value.ui64 +=
190             E1000_READ_REG(hw, E1000_DC);
191         *val = igb_ks->dc.value.ui64;
172         break;

174     case ETHER_STAT_TX_LATE_COLLISIONS:
175         igb->stat_latecol += E1000_READ_REG(hw, E1000_LATECOL);
176         *val = igb->stat_latecol;
195         igb_ks->latecol.value.ui64 +=
196             E1000_READ_REG(hw, E1000_LATECOL);
197         *val = igb_ks->latecol.value.ui64;
177         break;

179     case ETHER_STAT_EX_COLLISIONS:
180         igb->stat_ecol += E1000_READ_REG(hw, E1000_ECOL);
181         *val = igb->stat_ecol;
201         igb_ks->ecol.value.ui64 +=
202             E1000_READ_REG(hw, E1000_ECOL);
203         *val = igb_ks->ecol.value.ui64;
182         break;

184     case ETHER_STAT_MACXMT_ERRORS:
185         igb->stat_ecol += E1000_READ_REG(hw, E1000_ECOL);
186         *val = igb->stat_ecol;
207         igb_ks->ecol.value.ui64 +=
208             E1000_READ_REG(hw, E1000_ECOL);
209         *val = igb_ks->ecol.value.ui64;

```

```

187         break;
189     case ETHER_STAT_CARRIER_ERRORS:
190         igb->stat_cexterr += E1000_READ_REG(hw, E1000_CEXTERR);
191         *val = igb->stat_cexterr;
213         igb_ks->cexterr.value.ui64 +=
214             E1000_READ_REG(hw, E1000_CEXTERR);
215         *val = igb_ks->cexterr.value.ui64;
192         break;
194     case ETHER_STAT_TOOLONG_ERRORS:
195         igb->stat_roc += E1000_READ_REG(hw, E1000_ROC);
196         *val = igb->stat_roc;
219         igb_ks->roc.value.ui64 +=
220             E1000_READ_REG(hw, E1000_ROC);
221         *val = igb_ks->roc.value.ui64;
197         break;
199     case ETHER_STAT_MACRCV_ERRORS:
200         igb->stat_rxerrc += E1000_READ_REG(hw, E1000_RXERRC);
201         *val = igb->stat_rxerrc;
225         igb_ks->rxerrc.value.ui64 +=
226             E1000_READ_REG(hw, E1000_RXERRC);
227         *val = igb_ks->rxerrc.value.ui64;
202         break;
204     /* MII/GMII stats */
205     case ETHER_STAT_XCVR_ADDR:
206         /* The Internal PHY's MDI address for each MAC is 1 */
207         *val = 1;
208         break;
210     case ETHER_STAT_XCVR_ID:
211         *val = hw->phy.id | hw->phy.revision;
212         break;
214     case ETHER_STAT_XCVR_INUSE:
215         switch (igb->link_speed) {
216             case SPEED_1000:
217                 *val =
218                     (hw->phy.media_type == e1000_media_type_copper) ?
219                     XCVR_1000T : XCVR_1000X;
220                 break;
221             case SPEED_100:
222                 *val =
223                     (hw->phy.media_type == e1000_media_type_copper) ?
224                     (igb->param_100t4_cap == 1) ?
225                     XCVR_100T4 : XCVR_100T2 : XCVR_100X;
226                 break;
227             case SPEED_10:
228                 *val = XCVR_10;
229                 break;
230             default:
231                 *val = XCVR_NONE;
232                 break;
233         }
234         break;
236     case ETHER_STAT_CAP_1000FDX:
237         *val = igb->param_1000fdx_cap;
238         break;
240     case ETHER_STAT_CAP_1000HDX:
241         *val = igb->param_1000hdx_cap;
242         break;

```

```

244     case ETHER_STAT_CAP_100FDX:
245         *val = igb->param_100fdx_cap;
246         break;
248     case ETHER_STAT_CAP_100HDX:
249         *val = igb->param_100hdx_cap;
250         break;
252     case ETHER_STAT_CAP_10FDX:
253         *val = igb->param_10fdx_cap;
254         break;
256     case ETHER_STAT_CAP_10HDX:
257         *val = igb->param_10hdx_cap;
258         break;
260     case ETHER_STAT_CAP_ASMPAUSE:
261         *val = igb->param_asym_pause_cap;
262         break;
264     case ETHER_STAT_CAP_PAUSE:
265         *val = igb->param_pause_cap;
266         break;
268     case ETHER_STAT_CAP_AUTONEG:
269         *val = igb->param_autoneg_cap;
270         break;
272     case ETHER_STAT_ADV_CAP_1000FDX:
273         *val = igb->param_adv_1000fdx_cap;
274         break;
276     case ETHER_STAT_ADV_CAP_1000HDX:
277         *val = igb->param_adv_1000hdx_cap;
278         break;
280     case ETHER_STAT_ADV_CAP_100FDX:
281         *val = igb->param_adv_100fdx_cap;
282         break;
284     case ETHER_STAT_ADV_CAP_100HDX:
285         *val = igb->param_adv_100hdx_cap;
286         break;
288     case ETHER_STAT_ADV_CAP_10FDX:
289         *val = igb->param_adv_10fdx_cap;
290         break;
292     case ETHER_STAT_ADV_CAP_10HDX:
293         *val = igb->param_adv_10hdx_cap;
294         break;
296     case ETHER_STAT_ADV_CAP_ASMPAUSE:
297         *val = igb->param_adv_asym_pause_cap;
298         break;
300     case ETHER_STAT_ADV_CAP_PAUSE:
301         *val = igb->param_adv_pause_cap;
302         break;
304     case ETHER_STAT_ADV_CAP_AUTONEG:
305         *val = hw->mac.autoneg;
306         break;
308     case ETHER_STAT_LP_CAP_1000FDX:
309         *val = igb->param_lp_1000fdx_cap;

```

```

310         break;
312     case ETHER_STAT_LP_CAP_1000HDX:
313         *val = igb->param_lp_1000hdx_cap;
314         break;
316     case ETHER_STAT_LP_CAP_100FDX:
317         *val = igb->param_lp_100fdx_cap;
318         break;
320     case ETHER_STAT_LP_CAP_100HDX:
321         *val = igb->param_lp_100hdx_cap;
322         break;
324     case ETHER_STAT_LP_CAP_10FDX:
325         *val = igb->param_lp_10fdx_cap;
326         break;
328     case ETHER_STAT_LP_CAP_10HDX:
329         *val = igb->param_lp_10hdx_cap;
330         break;
332     case ETHER_STAT_LP_CAP_ASMPAUSE:
333         *val = igb->param_lp_asym_pause_cap;
334         break;
336     case ETHER_STAT_LP_CAP_PAUSE:
337         *val = igb->param_lp_pause_cap;
338         break;
340     case ETHER_STAT_LP_CAP_AUTONEG:
341         *val = igb->param_lp_autoneg_cap;
342         break;
344     case ETHER_STAT_LINK_ASMPAUSE:
345         *val = igb->param_asym_pause_cap;
346         break;
348     case ETHER_STAT_LINK_PAUSE:
349         *val = igb->param_pause_cap;
350         break;
352     case ETHER_STAT_LINK_AUTONEG:
353         *val = hw->mac.autoneg;
354         break;
356     case ETHER_STAT_LINK_DUPLEX:
357         *val = (igb->link_duplex == FULL_DUPLEX) ?
358             LINK_DUPLEX_FULL : LINK_DUPLEX_HALF;
359         break;
361     case ETHER_STAT_TOOSHORT_ERRORS:
362         igb->stat_ruc += E1000_READ_REG(hw, E1000_RUC);
363         *val = igb->stat_ruc;
364         igb_ks->ruc.value.ui64 +=
365             E1000_READ_REG(hw, E1000_RUC);
366         *val = igb_ks->ruc.value.ui64;
367         break;
366     case ETHER_STAT_CAP_REMFAULT:
367         *val = igb->param_rem_fault;
368         break;
370     case ETHER_STAT_ADV_REMFAULT:
371         *val = igb->param_adv_rem_fault;
372         break;

```

```

374     case ETHER_STAT_LP_REMFAULT:
375         *val = igb->param_lp_rem_fault;
376         break;
378     case ETHER_STAT_JABBER_ERRORS:
379         igb->stat_rjc += E1000_READ_REG(hw, E1000_RJC);
380         *val = igb->stat_rjc;
381         igb_ks->rjc.value.ui64 +=
382             E1000_READ_REG(hw, E1000_RJC);
383         *val = igb_ks->rjc.value.ui64;
384         break;
383     case ETHER_STAT_CAP_100T4:
384         *val = igb->param_100t4_cap;
385         break;
387     case ETHER_STAT_ADV_CAP_100T4:
388         *val = igb->param_adv_100t4_cap;
389         break;
391     case ETHER_STAT_LP_CAP_100T4:
392         *val = igb->param_lp_100t4_cap;
393         break;
395     default:
396         mutex_exit(&igb->gen_lock);
397         return (ENOTSUP);
398     }
400     mutex_exit(&igb->gen_lock);
402     if (igb_check_acc_handle(igb->osdep.reg_handle) != DDI_FM_OK) {
403         ddi_fm_service_impact(igb->dip, DDI_SERVICE_DEGRADED);
404         return (EIO);
405     }
407     return (0);
408 }

```

unchanged portion omitted

```

1351 /* ARGSUSED */
1352 int
1353 igb_set_priv_prop(igb_t *igb, const char *pr_name,
1354                 uint_t pr_valsize, const void *pr_val)
1355 {
1356     int err = 0;
1357     long result;
1358     struct e1000_hw *hw = &igb->hw;
1359     int i;
1361     if (strcmp(pr_name, "_eee_support") == 0) {
1362         if (pr_val == NULL)
1363             return (EINVAL);
1364         (void) ddi_strtol(pr_val, (char **)NULL, 0, &result);
1365         switch (result) {
1366             case 0:
1367             case 1:
1368                 if (hw->mac.type != e1000_i350) {
1369                     /*
1370                      * For now, only supported on I350/I354.
1371                      * For now, only supported on I350.
1372                      * Add new mac.type values (or use < instead)
1373                      * as new cards offer up EEE.
1374                      */
1375                     switch (hw->mac.type) {

```

```

1374         case e1000_i350:
1402             return (ENXIO);
1403         }
1375         /* Must set this prior to the set call. */
1376         hw->dev_spec._82575.eee_disable = !result;
1377         if (e1000_set_eee_i350(hw) != E1000_SUCCESS)
1378             err = EIO;
1379         break;
1380         case e1000_i354:
1381             /* Must set this prior to the set call. */
1382             hw->dev_spec._82575.eee_disable = !result;
1383             if (e1000_set_eee_i354(hw) != E1000_SUCCESS)
1384                 err = EIO;
1385             break;
1386         default:
1387             return (ENXIO);
1388         }
1389         break;
1390     default:
1391         err = EINVAL;
1392         /* FALLTHRU */
1393     }
1394     return (err);
1395 }
1396 if (strcmp(pr_name, "_tx_copy_thresh") == 0) {
1397     if (pr_val == NULL) {
1398         err = EINVAL;
1399         return (err);
1400     }
1401     (void) ddi_strtol(pr_val, (char **)NULL, 0, &result);
1402     if (result < MIN_TX_COPY_THRESHOLD ||
1403         result > MAX_TX_COPY_THRESHOLD)
1404         err = EINVAL;
1405     else {
1406         igb->tx_copy_thresh = (uint32_t)result;
1407     }
1408     return (err);
1409 }
1410 if (strcmp(pr_name, "_tx_recycle_thresh") == 0) {
1411     if (pr_val == NULL) {
1412         err = EINVAL;
1413         return (err);
1414     }
1415     (void) ddi_strtol(pr_val, (char **)NULL, 0, &result);
1416     if (result < MIN_TX_RECYCLE_THRESHOLD ||
1417         result > MAX_TX_RECYCLE_THRESHOLD)
1418         err = EINVAL;
1419     else {
1420         igb->tx_recycle_thresh = (uint32_t)result;
1421     }
1422     return (err);
1423 }
1424 if (strcmp(pr_name, "_tx_overload_thresh") == 0) {
1425     if (pr_val == NULL) {
1426         err = EINVAL;
1427         return (err);
1428     }
1429     (void) ddi_strtol(pr_val, (char **)NULL, 0, &result);
1430     if (result < MIN_TX_OVERLOAD_THRESHOLD ||
1431         result > MAX_TX_OVERLOAD_THRESHOLD)
1432         err = EINVAL;
1433     else {
1434         igb->tx_overload_thresh = (uint32_t)result;
1435     }
1436     return (err);
1437 }

```

```

1438     if (strcmp(pr_name, "_tx_resched_thresh") == 0) {
1439         if (pr_val == NULL) {
1440             err = EINVAL;
1441             return (err);
1442         }
1443         (void) ddi_strtol(pr_val, (char **)NULL, 0, &result);
1444         if (result < MIN_TX_RESCHED_THRESHOLD ||
1445             result > MAX_TX_RESCHED_THRESHOLD ||
1446             result > igb->tx_ring_size)
1447             err = EINVAL;
1448         else {
1449             igb->tx_resched_thresh = (uint32_t)result;
1450         }
1451         return (err);
1452     }
1453     if (strcmp(pr_name, "_rx_copy_thresh") == 0) {
1454         if (pr_val == NULL) {
1455             err = EINVAL;
1456             return (err);
1457         }
1458         (void) ddi_strtol(pr_val, (char **)NULL, 0, &result);
1459         if (result < MIN_RX_COPY_THRESHOLD ||
1460             result > MAX_RX_COPY_THRESHOLD)
1461             err = EINVAL;
1462         else {
1463             igb->rx_copy_thresh = (uint32_t)result;
1464         }
1465         return (err);
1466     }
1467     if (strcmp(pr_name, "_rx_limit_per_intr") == 0) {
1468         if (pr_val == NULL) {
1469             err = EINVAL;
1470             return (err);
1471         }
1472         (void) ddi_strtol(pr_val, (char **)NULL, 0, &result);
1473         if (result < MIN_RX_LIMIT_PER_INTR ||
1474             result > MAX_RX_LIMIT_PER_INTR)
1475             err = EINVAL;
1476         else {
1477             igb->rx_limit_per_intr = (uint32_t)result;
1478         }
1479         return (err);
1480     }
1481     if (strcmp(pr_name, "_intr_throttling") == 0) {
1482         if (pr_val == NULL) {
1483             err = EINVAL;
1484             return (err);
1485         }
1486         (void) ddi_strtol(pr_val, (char **)NULL, 0, &result);
1488         if (result < igb->capab->min_intr_throttle ||
1489             result > igb->capab->max_intr_throttle)
1490             err = EINVAL;
1491         else {
1492             igb->intr_throttling[0] = (uint32_t)result;
1494             for (i = 0; i < MAX_NUM_EITR; i++)
1495                 igb->intr_throttling[i] =
1496                     igb->intr_throttling[0];
1498             /* Set interrupt throttling rate */
1499             for (i = 0; i < igb->intr_cnt; i++)
1500                 E1000_WRITE_REG(hw, E1000_EITR(i),
1501                     igb->intr_throttling[i]);
1502         }
1503         return (err);

```



```
1504     }
1505     return (ENOTSUP);
1506 }

1508 int
1509 igb_get_priv_prop(igb_t *igb, const char *pr_name, uint_t pr_valsize,
1510                 void *pr_val)
1511 {
1512     int value;

1514     if (strcmp(pr_name, "_adv_pause_cap") == 0) {
1515         value = igb->param_adv_pause_cap;
1516     } else if (strcmp(pr_name, "_adv_asym_pause_cap") == 0) {
1517         value = igb->param_adv_asym_pause_cap;
1518     } else if (strcmp(pr_name, "_eee_support") == 0) {
1519         /*
1520          * For now, only supported on I350. Add new mac.type values
1521          * (or use < instead) as new cards offer up EEE.
1522          */
1523         switch (igb->hw.mac.type) {
1524             case e1000_i350:
1525             case e1000_i354:
1526                 value = !(igb->hw.dev_spec._82575.eee_disable);
1527                 break;
1528             default:
1529                 value = 0;
1530         }
1542         value = (igb->hw.mac.type != e1000_i350) ? 0 :
1543             !(igb->hw.dev_spec._82575.eee_disable);
1531     } else if (strcmp(pr_name, "_tx_copy_thresh") == 0) {
1532         value = igb->tx_copy_thresh;
1533     } else if (strcmp(pr_name, "_tx_recycle_thresh") == 0) {
1534         value = igb->tx_recycle_thresh;
1535     } else if (strcmp(pr_name, "_tx_overload_thresh") == 0) {
1536         value = igb->tx_overload_thresh;
1537     } else if (strcmp(pr_name, "_tx_resched_thresh") == 0) {
1538         value = igb->tx_resched_thresh;
1539     } else if (strcmp(pr_name, "_rx_copy_thresh") == 0) {
1540         value = igb->rx_copy_thresh;
1541     } else if (strcmp(pr_name, "_rx_limit_per_intr") == 0) {
1542         value = igb->rx_limit_per_intr;
1543     } else if (strcmp(pr_name, "_intr_throttling") == 0) {
1544         value = igb->intr_throttling[0];
1545     } else {
1546         return (ENOTSUP);
1547     }

1549     (void) snprintf(pr_val, pr_valsize, "%d", value);
1550     return (0);
1551 }

_____unchanged_portion_omitted_____
```

```

*****
130303 Wed Feb 26 09:49:37 2014
new/usr/src/uts/common/io/igb/igb_main.c
4431 igb support for I354
4616 igb has uninitialized kstats
*****
_____unchanged_portion_omitted_____

338 static adapter_info_t igb_i354_cap = {
339     /* limits */
340     8,          /* maximum number of rx queues */
341     1,          /* minimum number of rx queues */
342     4,          /* default number of rx queues */
343     8,          /* maximum number of tx queues */
344     1,          /* minimum number of tx queues */
345     4,          /* default number of tx queues */
346     65535,     /* maximum interrupt throttle rate */
347     0,         /* minimum interrupt throttle rate */
348     200,       /* default interrupt throttle rate */

350     /* function pointers */
351     igb_enable_adapter_interrupts_82580,
352     igb_setup_msix_82580,

354     /* capabilities */
355     (IGB_FLAG_HAS_DCA |          /* capability flags */
356     IGB_FLAG_VMDQ_POOL |
357     IGB_FLAG_NEED_CTX_IDX),

359     0xffff0000 /* mask for RXDCTL register */
360 };

362 /*
363  * Module Initialization Functions
364  */

366 int
367 _init(void)
368 {
369     int status;

371     mac_init_ops(&igb_dev_ops, MODULE_NAME);

373     status = mod_install(&igb_modlinkage);

375     if (status != DDI_SUCCESS) {
376         mac_fini_ops(&igb_dev_ops);
377     }

379     return (status);
380 }
_____unchanged_portion_omitted_____

407 /*
408  * igb_attach - driver attach
409  *
410  * This function is the device specific initialization entry
411  * point. This entry point is required and must be written.
412  * The DDI_ATTACH command must be provided in the attach entry
413  * point. When attach() is called with cmd set to DDI_ATTACH,
414  * all normal kernel services (such as kmem_alloc(9F)) are
415  * available for use by the driver.
416  *
417  * The attach() function will be called once for each instance
418  * of the device on the system with cmd set to DDI_ATTACH.
419  * Until attach() succeeds, the only driver entry points which

```

```

420  * may be called are open(9E) and getinfo(9E).
421  */
422 static int
423 igb_attach(dev_info_t *devinfo, ddi_attach_cmd_t cmd)
424 {
425     igb_t *igb;
426     struct igb_osdep *osdep;
427     struct e1000_hw *hw;
428     int instance;

430     /*
431     * Check the command and perform corresponding operations
432     */
433     switch (cmd) {
434     default:
435         return (DDI_FAILURE);

437     case DDI_RESUME:
438         return (igb_resume(devinfo));

440     case DDI_ATTACH:
441         break;
442     }

444     /* Get the device instance */
445     instance = ddi_get_instance(devinfo);

447     /* Allocate memory for the instance data structure */
448     igb = kmem_zalloc(sizeof(igb_t), KM_SLEEP);

450     igb->dip = devinfo;
451     igb->instance = instance;

453     hw = &igb->hw;
454     osdep = &igb->osdep;
455     hw->back = osdep;
456     osdep->igb = igb;

458     /* Attach the instance pointer to the dev_info data structure */
459     ddi_set_driver_private(devinfo, igb);

462     /* Initialize for fma support */
463     igb->fm_capabilities = igb_get_prop(igb, "fm-capable",
464     0, 0x0f,
465     DDI_FM_EREPOROT_CAPABLE | DDI_FM_ACCCHK_CAPABLE |
466     DDI_FM_DMACHK_CAPABLE | DDI_FM_ERRCB_CAPABLE);
467     igb_fm_init(igb);
468     igb->attach_progress |= ATTACH_PROGRESS_FMINIT;

470     /*
471     * Map PCI config space registers
472     */
473     if (pci_config_setup(devinfo, &osdep->cfg_handle) != DDI_SUCCESS) {
474         igb_error(igb, "Failed to map PCI configurations");
475         goto attach_fail;
476     }
477     igb->attach_progress |= ATTACH_PROGRESS_PCI_CONFIG;

479     /*
480     * Identify the chipset family
481     */
482     if (igb_identify_hardware(igb) != IGB_SUCCESS) {
483         igb_error(igb, "Failed to identify hardware");
484         goto attach_fail;
485     }

```

```

487  /*
488  * Map device registers
489  */
490  if (igb_regs_map(igb) != IGB_SUCCESS) {
491      igb_error(igb, "Failed to map device registers");
492      goto attach_fail;
493  }
494  igb->attach_progress |= ATTACH_PROGRESS_REGS_MAP;

496  /*
497  * Initialize driver parameters
498  */
499  igb_init_properties(igb);
500  igb->attach_progress |= ATTACH_PROGRESS_PROPS;

502  /*
503  * Allocate interrupts
504  */
505  if (igb_alloc_intrs(igb) != IGB_SUCCESS) {
506      igb_error(igb, "Failed to allocate interrupts");
507      goto attach_fail;
508  }
509  igb->attach_progress |= ATTACH_PROGRESS_ALLOC_INTR;

511  /*
512  * Allocate rx/tx rings based on the ring numbers.
513  * The actual numbers of rx/tx rings are decided by the number of
514  * allocated interrupt vectors, so we should allocate the rings after
515  * interrupts are allocated.
516  */
517  if (igb_alloc_rings(igb) != IGB_SUCCESS) {
518      igb_error(igb, "Failed to allocate rx/tx rings or groups");
519      goto attach_fail;
520  }
521  igb->attach_progress |= ATTACH_PROGRESS_ALLOC_RINGS;

523  /*
524  * Add interrupt handlers
525  */
526  if (igb_add_intr_handlers(igb) != IGB_SUCCESS) {
527      igb_error(igb, "Failed to add interrupt handlers");
528      goto attach_fail;
529  }
530  igb->attach_progress |= ATTACH_PROGRESS_ADD_INTR;

532  /*
533  * Initialize driver parameters
534  */
535  if (igb_init_driver_settings(igb) != IGB_SUCCESS) {
536      igb_error(igb, "Failed to initialize driver settings");
537      goto attach_fail;
538  }

540  if (igb_check_acc_handle(igb->osdep.cfg_handle) != DDI_FM_OK) {
541      ddi_fm_service_impact(igb->dip, DDI_SERVICE_LOST);
542      goto attach_fail;
543  }

545  /*
546  * Initialize mutexes for this device.
547  * Do this before enabling the interrupt handler and
548  * register the softint to avoid the condition where
549  * interrupt handler can try using uninitialized mutex
550  */
551  igb_init_locks(igb);

```

```

552  igb->attach_progress |= ATTACH_PROGRESS_LOCKS;

554  /*
555  * Initialize the adapter
556  */
557  if (igb_init(igb) != IGB_SUCCESS) {
558      igb_error(igb, "Failed to initialize adapter");
559      goto attach_fail;
560  }
561  igb->attach_progress |= ATTACH_PROGRESS_INIT_ADAPTER;

563  /*
564  * Initialize statistics
565  */
566  if (igb_init_stats(igb) != IGB_SUCCESS) {
567      igb_error(igb, "Failed to initialize statistics");
568      goto attach_fail;
569  }
570  igb->attach_progress |= ATTACH_PROGRESS_STATS;

572  /*
573  * Register the driver to the MAC
574  */
575  if (igb_register_mac(igb) != IGB_SUCCESS) {
576      igb_error(igb, "Failed to register MAC");
577      goto attach_fail;
578  }
579  igb->attach_progress |= ATTACH_PROGRESS_MAC;

581  /*
582  * Now that mutex locks are initialized, and the chip is also
583  * initialized, enable interrupts.
584  */
585  if (igb_enable_intrs(igb) != IGB_SUCCESS) {
586      igb_error(igb, "Failed to enable DDI interrupts");
587      goto attach_fail;
588  }
589  igb->attach_progress |= ATTACH_PROGRESS_ENABLE_INTR;

591  igb_log(igb, "%s", igb_version);
592  atomic_or_32(&igb->igb_state, IGB_INITIALIZED);

594  /*
595  * Newer models have Energy Efficient Ethernet, let's disable this by
596  * default.
597  */
598  if (igb->hw.mac.type == e1000_i350)
599      (void) e1000_set_eee_i350(&igb->hw);
600  else if (igb->hw.mac.type == e1000_i354)
601      (void) e1000_set_eee_i354(&igb->hw);

603  return (DDI_SUCCESS);

605 attach_fail:
606  igb_unconfigure(devinfo, igb);
607  return (DDI_FAILURE);
608 }

    unchanged portion omitted

879  /*
880  * igb_identify_hardware - Identify the type of the chipset
881  */
882  static int
883  igb_identify_hardware(igb_t *igb)
884  {
885      struct e1000_hw *hw = &igb->hw;

```

```

886     struct igb_osdep *osdep = &igb->osdep;

888     /*
889     * Get the device id
890     */
891     hw->vendor_id =
892     pci_config_get16(osdep->cfg_handle, PCI_CONF_VENID);
893     hw->device_id =
894     pci_config_get16(osdep->cfg_handle, PCI_CONF_DEVID);
895     hw->revision_id =
896     pci_config_get8(osdep->cfg_handle, PCI_CONF_REVID);
897     hw->subsystem_device_id =
898     pci_config_get16(osdep->cfg_handle, PCI_CONF_SUBSYSID);
899     hw->subsystem_vendor_id =
900     pci_config_get16(osdep->cfg_handle, PCI_CONF_SUBVENID);

902     /*
903     * Set the mac type of the adapter based on the device id
904     */
905     if (e1000_set_mac_type(hw) != E1000_SUCCESS) {
906         return (IGB_FAILURE);
907     }

909     /*
910     * Install adapter capabilities based on mac type
911     */
912     switch (hw->mac.type) {
913     case e1000_82575:
914         igb->capab = &igb_82575_cap;
915         break;
916     case e1000_82576:
917         igb->capab = &igb_82576_cap;
918         break;
919     case e1000_82580:
920         igb->capab = &igb_82580_cap;
921         break;
922     case e1000_i350:
923         igb->capab = &igb_i350_cap;
924         break;
925     case e1000_i210:
926     case e1000_i211:
927         igb->capab = &igb_i210_cap;
928         break;
929     case e1000_i354:
930         igb->capab = &igb_i354_cap;
931         break;
932     default:
933         return (IGB_FAILURE);
934     }

936     return (IGB_SUCCESS);
937 }

```

unchanged portion omitted

```

1307 /*
1308 * igb_init_adapter - Initialize the adapter
1309 */
1310 static int
1311 igb_init_adapter(igb_t *igb)
1312 {
1313     struct e1000_hw *hw = &igb->hw;
1314     uint32_t pba;
1315     int oemid[2];
1316     uint16_t nvmmword;
1317     uint32_t hwm;
1318     uint32_t default_mtu;

```

```

1319     u8 pbanum[E1000_PBANUM_LENGTH];
1320     char eepromver[5]; /* f.ff */
1321     int i;

1323     ASSERT(mutex_owned(&igb->gen_lock));

1325     /*
1326     * In order to obtain the default MAC address, this will reset the
1327     * adapter and validate the NVM that the address and many other
1328     * default settings come from.
1329     */
1330     if (igb_init_mac_address(igb) != IGB_SUCCESS) {
1331         igb_error(igb, "Failed to initialize MAC address");
1332         goto init_adapter_fail;
1333     }

1335     /*
1336     * Packet Buffer Allocation (PBA)
1337     * Writing PBA sets the receive portion of the buffer
1338     * the remainder is used for the transmit buffer.
1339     */
1340     switch (hw->mac.type) {
1341     case e1000_82575:
1342         pba = E1000_PBA_32K;
1343         break;
1344     case e1000_82576:
1345         pba = E1000_READ_REG(hw, E1000_RXPBS);
1346         pba &= E1000_RXPBS_SIZE_MASK_82576;
1347         break;
1348     case e1000_82580:
1349     case e1000_i350:
1350     case e1000_i354:
1351         pba = E1000_READ_REG(hw, E1000_RXPBS);
1352         pba = e1000_rxpbs_adjust_82580(pba);
1353         break;
1354     case e1000_i210:
1355     case e1000_i211:
1356         pba = E1000_PBA_34K;
1357     default:
1358         break;
1359     }

1361     /* Special needs in case of Jumbo frames */
1362     default_mtu = igb_get_prop(igb, PROP_DEFAULT_MTU,
1363         MIN_MTU, MAX_MTU, DEFAULT_MTU);
1364     if ((hw->mac.type == e1000_82575) && (default_mtu > ETHERMTU)) {
1365         u32 tx_space, min_tx, min_rx;
1366         pba = E1000_READ_REG(hw, E1000_PBA);
1367         tx_space = pba >> 16;
1368         pba &= 0xffff;
1369         min_tx = (igb->max_frame_size +
1370             sizeof(struct e1000_tx_desc) - ETHERNET_FCS_SIZE) * 2;
1371         min_tx = roundup(min_tx, 1024);
1372         min_tx >>= 10;
1373         min_rx = igb->max_frame_size;
1374         min_rx = roundup(min_rx, 1024);
1375         min_rx >>= 10;
1376         if (tx_space < min_tx &&
1377             ((min_tx - tx_space) < pba)) {
1378             pba = pba - (min_tx - tx_space);
1379             /*
1380             * if short on rx space, rx wins
1381             * and must trump tx adjustment
1382             */
1383             if (pba < min_rx)
1384                 pba = min_rx;

```

```

1385     }
1386     E1000_WRITE_REG(hw, E1000_PBA, pba);
1387 }
1389 DEBUGOUT1("igb_init: pba=%dk", pba);
1391 /*
1392  * These parameters control the automatic generation (Tx) and
1393  * response (Rx) to Ethernet PAUSE frames.
1394  * - High water mark should allow for at least two frames to be
1395  *   received after sending an XOFF.
1396  * - Low water mark works best when it is very near the high water mark.
1397  *   This allows the receiver to restart by sending XON when it has
1398  *   drained a bit.
1399  */
1400 hwm = min(((pba << 10) * 9 / 10),
1401           ((pba << 10) - 2 * igb->max_frame_size));
1403 if (hw->mac.type < e1000_82576) {
1404     hw->fc.high_water = hwm & 0xFFF8; /* 8-byte granularity */
1405     hw->fc.low_water = hw->fc.high_water - 8;
1406 } else {
1407     hw->fc.high_water = hwm & 0xFFF0; /* 16-byte granularity */
1408     hw->fc.low_water = hw->fc.high_water - 16;
1409 }
1411 hw->fc.pause_time = E1000_FC_PAUSE_TIME;
1412 hw->fc.send_xon = B_TRUE;
1414 (void) e1000_validate_mdi_setting(hw);
1416 /*
1417  * Reset the chipset hardware the second time to put PBA settings
1418  * into effect.
1419  */
1420 if (e1000_reset_hw(hw) != E1000_SUCCESS) {
1421     igb_error(igb, "Second reset failed");
1422     goto init_adapter_fail;
1423 }
1425 /*
1426  * Don't wait for auto-negotiation to complete
1427  */
1428 hw->phy.autoneg_wait_to_complete = B_FALSE;
1430 /*
1431  * Copper options
1432  */
1433 if (hw->phy.media_type == e1000_media_type_copper) {
1434     hw->phy.mdix = 0; /* AUTO_ALL_MODES */
1435     hw->phy.disable_polarity_correction = B_FALSE;
1436     hw->phy.ms_type = e1000_ms_hw_default; /* E1000_MASTER_SLAVE */
1437 }
1439 /*
1440  * Initialize link settings
1441  */
1442 (void) igb_setup_link(igb, B_FALSE);
1444 /*
1445  * Configure/Initialize hardware
1446  */
1447 if (e1000_init_hw(hw) != E1000_SUCCESS) {
1448     igb_error(igb, "Failed to initialize hardware");
1449     goto init_adapter_fail;
1450 }

```

```

1452 /*
1453  * Start the link setup timer
1454  */
1455 igb_start_link_timer(igb);
1457 /*
1458  * Disable wakeup control by default
1459  */
1460 E1000_WRITE_REG(hw, E1000_WUC, 0);
1462 /*
1463  * Record phy info in hw struct
1464  */
1465 (void) e1000_get_phy_info(hw);
1467 /*
1468  * Make sure driver has control
1469  */
1470 igb_get_driver_control(hw);
1472 /*
1473  * Restore LED settings to the default from EEPROM
1474  * to meet the standard for Sun platforms.
1475  */
1476 (void) e1000_cleanup_led(hw);
1478 /*
1479  * Setup MSI-X interrupts
1480  */
1481 if (igb->intr_type == DDI_INTR_TYPE_MSIX)
1482     igb->capab->setup_msix(igb);
1484 /*
1485  * Initialize unicast addresses.
1486  */
1487 igb_init_unicst(igb);
1489 /*
1490  * Setup and initialize the mactable structures.
1491  */
1492 igb_setup_multicst(igb);
1494 /*
1495  * Set interrupt throttling rate
1496  */
1497 for (i = 0; i < igb->intr_cnt; i++)
1498     E1000_WRITE_REG(hw, E1000_EITR(i), igb->intr_throttling[i]);
1500 /*
1501  * Read identifying information and place in devinfo.
1502  */
1503 nvmmword = 0xffff;
1504 (void) e1000_read_nvmm(&igb->hw, NVM_OEM_OFFSET_0, 1, &nvmmword);
1505 oemid[0] = (int)nvmmword;
1506 (void) e1000_read_nvmm(&igb->hw, NVM_OEM_OFFSET_1, 1, &nvmmword);
1507 oemid[1] = (int)nvmmword;
1508 (void) ddi_prop_update_int_array(DDI_DEV_T_NONE, igb->dip,
1509     "oem-identifier", oemid, 2);
1511 pbanum[0] = '\0';
1512 (void) e1000_read_pba_string(&igb->hw, pbanum, sizeof(pbanum));
1513 if (*pbanum != '\0') {
1514     (void) ddi_prop_update_string(DDI_DEV_T_NONE, igb->dip,
1515     "printed-board-assembly", (char *)pbanum);
1516 }

```

```

1518     nvmmword = 0xffff;
1519     (void) e1000_read_nvmm(&igb->hw, NVM_VERSION, 1, &nvmmword);
1520     if ((nvmmword & 0xf00) == 0) {
1521         (void) snprintf(eepromver, sizeof(eepromver), "%x.%x",
1522             (nvmmword & 0xf000) >> 12, (nvmmword & 0xff));
1523         (void) ddi_prop_update_string(DDI_DEV_T_NONE, igb->dip,
1524             "nvmm-version", eepromver);
1525     }
1527     /*
1528     * Save the state of the phy
1529     */
1530     igb_get_phy_state(igb);
1532     igb_param_sync(igb);
1534     return (IGB_SUCCESS);
1536 init_adapter_fail:
1537     /*
1538     * Reset PHY if possible
1539     */
1540     if (e1000_check_reset_block(hw) == E1000_SUCCESS)
1541         (void) e1000_phy_hw_reset(hw);
1543     return (IGB_FAILURE);
1544 }
unchanged portion omitted
1805 /*
1806 * igb_start - Start the driver/chipset
1807 */
1808 int
1809 igb_start(igb_t *igb, boolean_t alloc_buffer)
1810 {
1811     int i;
1813     ASSERT(mutex_owned(&igb->gen_lock));
1815     if (alloc_buffer) {
1816         if (igb_alloc_rx_data(igb) != IGB_SUCCESS) {
1817             igb_error(igb,
1818                 "Failed to allocate software receive rings");
1819             return (IGB_FAILURE);
1820         }
1822         /* Allocate buffers for all the rx/tx rings */
1823         if (igb_alloc_dma(igb) != IGB_SUCCESS) {
1824             igb_error(igb, "Failed to allocate DMA resource");
1825             return (IGB_FAILURE);
1826         }
1828         igb->tx_ring_init = B_TRUE;
1829     } else {
1830         igb->tx_ring_init = B_FALSE;
1831     }
1833     for (i = 0; i < igb->num_rx_rings; i++)
1834         mutex_enter(&igb->rx_rings[i].rx_lock);
1835     for (i = 0; i < igb->num_tx_rings; i++)
1836         mutex_enter(&igb->tx_rings[i].tx_lock);
1838     /*
1839     * Start the adapter
1840     */

```

```

1841     if ((igb->attach_progress & ATTACH_PROGRESS_INIT_ADAPTER) == 0) {
1842         if (igb_init_adapter(igb) != IGB_SUCCESS) {
1843             igb_fm_ereport(igb, DDI_FM_DEVICE_INVALID_STATE);
1844             goto start_failure;
1845         }
1846         igb->attach_progress |= ATTACH_PROGRESS_INIT_ADAPTER;
1847     }
1849     /*
1850     * Setup the rx/tx rings
1851     */
1852     igb_setup_rings(igb);
1854     /*
1855     * Enable adapter interrupts
1856     * The interrupts must be enabled after the driver state is START
1857     */
1858     igb->capab->enable_intr(igb);
1860     if (igb_check_acc_handle(igb->osdep.cfg_handle) != DDI_FM_OK)
1861         goto start_failure;
1863     if (igb_check_acc_handle(igb->osdep.reg_handle) != DDI_FM_OK)
1864         goto start_failure;
1866     if (igb->hw.mac.type == e1000_i350)
1867         (void) e1000_set_eee_i350(&igb->hw);
1868     else if (igb->hw.mac.type == e1000_i354)
1869         (void) e1000_set_eee_i354(&igb->hw);
1871     for (i = igb->num_tx_rings - 1; i >= 0; i--)
1872         mutex_exit(&igb->tx_rings[i].tx_lock);
1873     for (i = igb->num_rx_rings - 1; i >= 0; i--)
1874         mutex_exit(&igb->rx_rings[i].rx_lock);
1876     return (IGB_SUCCESS);
1878 start_failure:
1879     for (i = igb->num_tx_rings - 1; i >= 0; i--)
1880         mutex_exit(&igb->tx_rings[i].tx_lock);
1881     for (i = igb->num_rx_rings - 1; i >= 0; i--)
1882         mutex_exit(&igb->rx_rings[i].rx_lock);
1884     ddi_fm_service_impact(igb->dip, DDI_SERVICE_LOST);
1886     return (IGB_FAILURE);
1887 }
unchanged portion omitted

```

```

*****
9697 Wed Feb 26 09:49:38 2014
new/usr/src/uts/common/io/igb/igb_stat.c
4431 igb support for I354
4616 igb has uninitialized kstats
*****
1 /*
2  * CDDL HEADER START
3  *
4  * Copyright(c) 2007-2009 Intel Corporation. All rights reserved.
5  * The contents of this file are subject to the terms of the
6  * Common Development and Distribution License (the "License").
7  * You may not use this file except in compliance with the License.
8  *
9  * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
10 * or http://www.opensolaris.org/os/licensing.
11 * See the License for the specific language governing permissions
12 * and limitations under the License.
13 *
14 * When distributing Covered Code, include this CDDL HEADER in each
15 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
16 * If applicable, add the following below this CDDL HEADER, with the
17 * fields enclosed by brackets "[]" replaced with your own identifying
18 * information: Portions Copyright [yyyy] [name of copyright owner]
19 *
20 * CDDL HEADER END
21 */

23 /*
24 * Copyright 2010 Sun Microsystems, Inc. All rights reserved.
25 * Use is subject to license terms.
26 */
27 /*
28 * Copyright 2014 Pluribus Networks Inc.
29 */

31 #include "igb_sw.h"

33 /*
34 * Update driver private statistics.
35 */
36 static int
37 igb_update_stats(kstat_t *ks, int rw)
38 {
39     igb_t *igb;
40     struct e1000_hw *hw;
41     igb_stat_t *igb_ks;
42     uint32_t val_low, val_high;
43 #ifdef IGB_DEBUG
44     int i;
45 #endif

47     if (rw == KSTAT_WRITE)
48         return (EACCES);

50     igb = (igb_t *)ks->ks_private;
51     igb_ks = (igb_stat_t *)ks->ks_data;
52     hw = &igb->hw;

54     mutex_enter(&igb->gen_lock);

56     /*
57      * Basic information.
58      */
56     igb_ks->link_speed.value.ui64 = igb->link_speed;
59     igb_ks->reset_count.value.ui64 = igb->reset_count;

```

```

60     igb_ks->dout_sync.value.ui64 = igb->dout_sync;

62 #ifdef IGB_DEBUG
63     igb_ks->rx_frame_error.value.ui64 = 0;
64     igb_ks->rx_cksum_error.value.ui64 = 0;
65     igb_ks->rx_exceed_pkt.value.ui64 = 0;
66     for (i = 0; i < igb->num_rx_rings; i++) {
67         igb_ks->rx_frame_error.value.ui64 +=
68             igb->rx_rings[i].stat_frame_error;
69         igb_ks->rx_cksum_error.value.ui64 +=
70             igb->rx_rings[i].stat_cksum_error;
71         igb_ks->rx_exceed_pkt.value.ui64 +=
72             igb->rx_rings[i].stat_exceed_pkt;
73     }

75     igb_ks->tx_overload.value.ui64 = 0;
76     igb_ks->tx_fail_no_tbd.value.ui64 = 0;
77     igb_ks->tx_fail_no_tcb.value.ui64 = 0;
78     igb_ks->tx_fail_dma_bind.value.ui64 = 0;
79     igb_ks->tx_reschedule.value.ui64 = 0;
80     for (i = 0; i < igb->num_tx_rings; i++) {
81         igb_ks->tx_overload.value.ui64 +=
82             igb->tx_rings[i].stat_overload;
83         igb_ks->tx_fail_no_tbd.value.ui64 +=
84             igb->tx_rings[i].stat_fail_no_tbd;
85         igb_ks->tx_fail_no_tcb.value.ui64 +=
86             igb->tx_rings[i].stat_fail_no_tcb;
87         igb_ks->tx_fail_dma_bind.value.ui64 +=
88             igb->tx_rings[i].stat_fail_dma_bind;
89         igb_ks->tx_reschedule.value.ui64 +=
90             igb->tx_rings[i].stat_reschedule;
91     }

93     /*
94      * Hardware calculated statistics.
95      */
96     igb_ks->gprc.value.ul += E1000_READ_REG(hw, E1000_GPRC);
97     igb_ks->gptc.value.ul += E1000_READ_REG(hw, E1000_GPTC);
98     igb_ks->prc64.value.ul += E1000_READ_REG(hw, E1000_PRC64);
99     igb_ks->prc127.value.ul += E1000_READ_REG(hw, E1000_PRC127);
100    igb_ks->prc255.value.ul += E1000_READ_REG(hw, E1000_PRC255);
101    igb_ks->prc511.value.ul += E1000_READ_REG(hw, E1000_PRC511);
102    igb_ks->prc1023.value.ul += E1000_READ_REG(hw, E1000_PRC1023);
103    igb_ks->prc1522.value.ul += E1000_READ_REG(hw, E1000_PRC1522);
104    igb_ks->ptc64.value.ul += E1000_READ_REG(hw, E1000_PTC64);
105    igb_ks->ptc127.value.ul += E1000_READ_REG(hw, E1000_PTC127);
106    igb_ks->ptc255.value.ul += E1000_READ_REG(hw, E1000_PTC255);
107    igb_ks->ptc511.value.ul += E1000_READ_REG(hw, E1000_PTC511);
108    igb_ks->ptc1023.value.ul += E1000_READ_REG(hw, E1000_PTC1023);
109    igb_ks->ptc1522.value.ul += E1000_READ_REG(hw, E1000_PTC1522);

111    /*
112     * The 64-bit register will reset whenever the upper
113     * 32 bits are read. So we need to read the lower
114     * 32 bits first, then read the upper 32 bits.
115     */
116    val_low = E1000_READ_REG(hw, E1000_GORCL);
117    val_high = E1000_READ_REG(hw, E1000_GORCH);
118    igb_ks->gor.value.ui64 += (uint64_t)val_high << 32 | (uint64_t)val_low;

120    val_low = E1000_READ_REG(hw, E1000_GOTCL);
121    val_high = E1000_READ_REG(hw, E1000_GOTCH);
122    igb_ks->got.value.ui64 += (uint64_t)val_high << 32 | (uint64_t)val_low;
123 #endif

124     igb_ks->symerrs.value.ui64 += E1000_READ_REG(hw, E1000_SYMERRS);

```

```

125     igb_ks->mpc.value.ui64 += E1000_READ_REG(hw, E1000_MPC);
126     igb_ks->rlec.value.ui64 += E1000_READ_REG(hw, E1000_RLEC);
127     igb_ks->fcruc.value.ui64 += E1000_READ_REG(hw, E1000_FCRUC);
128     igb_ks->rhc.value.ui64 += E1000_READ_REG(hw, E1000_RFC);
129     igb_ks->tnrcs.value.ui64 += E1000_READ_REG(hw, E1000_TNCRS);
130     igb_ks->tsctc.value.ui64 += E1000_READ_REG(hw, E1000_TSCTC);
131     igb_ks->tsctfc.value.ui64 += E1000_READ_REG(hw, E1000_TSCTFC);
132     igb_ks->xonrxc.value.ui64 += E1000_READ_REG(hw, E1000_XONRXC);
133     igb_ks->xontxc.value.ui64 += E1000_READ_REG(hw, E1000_XONTXC);
134     igb_ks->xoffrxc.value.ui64 += E1000_READ_REG(hw, E1000_XOFFRXC);
135     igb_ks->xofftxc.value.ui64 += E1000_READ_REG(hw, E1000_XOFFTXC);

137     mutex_exit(&igb->gen_lock);

139     if (igb_check_acc_handle(igb->osdep.reg_handle) != DDI_FM_OK) {
140         ddi_fm_service_impact(igb->dip, DDI_SERVICE_DEGRADED);
141         return (EIO);
142     }

144     return (0);
145 }

147 /*
148  * Create and initialize the driver private statistics.
149  */
150 int
151 igb_init_stats(igb_t *igb)
152 {
153     kstat_t *ks;
154     igb_stat_t *igb_ks;

156     /*
157      * Create and init kstat
158      */
159     ks = kstat_create(MODULE_NAME, ddi_get_instance(igb->dip),
160         "statistics", "net", KSTAT_TYPE_NAMED,
161         sizeof(igb_stat_t) / sizeof(kstat_named_t), 0);

163     if (ks == NULL) {
164         igb_error(igb,
165             "Could not create kernel statistics");
166         return (IGB_FAILURE);
167     }

169     igb->igb_ks = ks;

171     igb_ks = (igb_stat_t *)ks->ks_data;

173     /*
174      * Initialize all the statistics.
175      */
176     kstat_named_init(&igb_ks->link_speed, "link_speed",
177         KSTAT_DATA_UINT64);
177     kstat_named_init(&igb_ks->reset_count, "reset_count",
178         KSTAT_DATA_UINT64);
178     kstat_named_init(&igb_ks->dout_sync, "DMA_out_sync",
179         KSTAT_DATA_UINT64);

181 #ifdef IGB_DEBUG
182     kstat_named_init(&igb_ks->rx_frame_error, "rx_frame_error",
183         KSTAT_DATA_UINT64);
184     kstat_named_init(&igb_ks->rx_cksum_error, "rx_cksum_error",
185         KSTAT_DATA_UINT64);
186     kstat_named_init(&igb_ks->rx_exceed_pkt, "rx_exceed_pkt",
187         KSTAT_DATA_UINT64);
188     kstat_named_init(&igb_ks->tx_overload, "tx_overload",

```

```

189         KSTAT_DATA_UINT64);
190     kstat_named_init(&igb_ks->tx_fail_no_tbd, "tx_fail_no_tbd",
191         KSTAT_DATA_UINT64);
192     kstat_named_init(&igb_ks->tx_fail_no_tcb, "tx_fail_no_tcb",
193         KSTAT_DATA_UINT64);
194     kstat_named_init(&igb_ks->tx_fail_dma_bind, "tx_fail_dma_bind",
195         KSTAT_DATA_UINT64);
196     kstat_named_init(&igb_ks->tx_reschedule, "tx_reschedule",
197         KSTAT_DATA_UINT64);

199     kstat_named_init(&igb_ks->gprc, "good_pkts_recvd",
200         KSTAT_DATA_UINT64);
201     kstat_named_init(&igb_ks->gptc, "good_pkts_xmitd",
202         KSTAT_DATA_UINT64);
203     kstat_named_init(&igb_ks->gor, "good_octets_recvd",
204         KSTAT_DATA_UINT64);
205     kstat_named_init(&igb_ks->got, "good_octets_xmitd",
206         KSTAT_DATA_UINT64);
207     kstat_named_init(&igb_ks->prc64, "pkts_recvd_( 64b)",
208         KSTAT_DATA_UINT64);
209     kstat_named_init(&igb_ks->prc127, "pkts_recvd_( 65- 127b)",
210         KSTAT_DATA_UINT64);
211     kstat_named_init(&igb_ks->prc255, "pkts_recvd_( 127- 255b)",
212         KSTAT_DATA_UINT64);
213     kstat_named_init(&igb_ks->prc511, "pkts_recvd_( 256- 511b)",
214         KSTAT_DATA_UINT64);
215     kstat_named_init(&igb_ks->prc1023, "pkts_recvd_( 511-1023b)",
216         KSTAT_DATA_UINT64);
217     kstat_named_init(&igb_ks->prc1522, "pkts_recvd_(1024-1522b)",
218         KSTAT_DATA_UINT64);
219     kstat_named_init(&igb_ks->ptc64, "pkts_xmitd_( 64b)",
220         KSTAT_DATA_UINT64);
221     kstat_named_init(&igb_ks->ptc127, "pkts_xmitd_( 65- 127b)",
222         KSTAT_DATA_UINT64);
223     kstat_named_init(&igb_ks->ptc255, "pkts_xmitd_( 128- 255b)",
224         KSTAT_DATA_UINT64);
225     kstat_named_init(&igb_ks->ptc511, "pkts_xmitd_( 256- 511b)",
226         KSTAT_DATA_UINT64);
227     kstat_named_init(&igb_ks->ptc1023, "pkts_xmitd_( 512-1023b)",
228         KSTAT_DATA_UINT64);
229     kstat_named_init(&igb_ks->ptc1522, "pkts_xmitd_(1024-1522b)",
230         KSTAT_DATA_UINT64);
231 #endif

233     kstat_named_init(&igb_ks->symerrs, "recv_symbol_errors",
234         KSTAT_DATA_UINT64);
235     kstat_named_init(&igb_ks->mpc, "recv_missed_packets",
236         KSTAT_DATA_UINT64);
237     kstat_named_init(&igb_ks->rlec, "recv_length_errors",
238         KSTAT_DATA_UINT64);
239     kstat_named_init(&igb_ks->fcruc, "recv_unsupport_FC_pkts",
240         KSTAT_DATA_UINT64);
241     kstat_named_init(&igb_ks->rhc, "recv_frag",
242         KSTAT_DATA_UINT64);
243     kstat_named_init(&igb_ks->tnrcs, "xmit_with_no_CRS",
244         KSTAT_DATA_UINT64);
245     kstat_named_init(&igb_ks->tsctc, "xmit_TCP_seg_contexts",
246         KSTAT_DATA_UINT64);
247     kstat_named_init(&igb_ks->tsctfc, "xmit_TCP_seg_contexts_fail",
248         KSTAT_DATA_UINT64);
249     kstat_named_init(&igb_ks->xonrxc, "XONs_recvd",
250         KSTAT_DATA_UINT64);
251     kstat_named_init(&igb_ks->xontxc, "XONs_xmitd",
252         KSTAT_DATA_UINT64);
253     kstat_named_init(&igb_ks->xoffrxc, "XOFFs_recvd",
254         KSTAT_DATA_UINT64);

```



```
255     kstat_named_init(&igb_ks->xofftxc, "XOFFs_xmitd",
256                     KSTAT_DATA_UINT64);
258     /*
259     * Function to provide kernel stat update on demand
260     */
261     ks->ks_update = igb_update_stats;
263     ks->ks_private = (void *)igb;
265     /*
266     * Add kstat to systems kstat chain
267     */
268     kstat_install(ks);
270     return (IGB_SUCCESS);
271 }
unchanged_portion_omitted
```

new/usr/src/uts/common/io/igb/igb_sw.h

1

```
*****
25598 Wed Feb 26 09:49:38 2014
new/usr/src/uts/common/io/igb/igb_sw.h
4431 igb support for I354
4616 igb has uninitialized kstats
*****
1 /*
2  * CDDL HEADER START
3  *
4  * The contents of this file are subject to the terms of the
5  * Common Development and Distribution License (the "License").
6  * You may not use this file except in compliance with the License.
7  *
8  * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9  * or http://www.opensolaris.org/os/licensing.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */

22 /*
23  * Copyright(c) 2007-2010 Intel Corporation. All rights reserved.
24  */

26 /*
27  * Copyright (c) 2008, 2010, Oracle and/or its affiliates. All rights reserved.
28  * Copyright 2014 Pluribus Networks Inc.
29  */

31 #ifndef _IGB_SW_H
32 #define _IGB_SW_H

34 #ifdef __cplusplus
35 extern "C" {
36 #endif

38 #include <sys/types.h>
39 #include <sys/conf.h>
40 #include <sys/debug.h>
41 #include <sys/stropts.h>
42 #include <sys/stream.h>
43 #include <sys/strsun.h>
44 #include <sys/strlog.h>
45 #include <sys/kmem.h>
46 #include <sys/stat.h>
47 #include <sys/kstat.h>
48 #include <sys/modctl.h>
49 #include <sys/errno.h>
50 #include <sys/dlpi.h>
51 #include <sys/mac_provider.h>
52 #include <sys/mac_ether.h>
53 #include <sys/vlan.h>
54 #include <sys/ddi.h>
55 #include <sys/sunddi.h>
56 #include <sys/pci.h>
57 #include <sys/pcie.h>
58 #include <sys/sdt.h>
59 #include <sys/ethernet.h>
60 #include <sys/patrr.h>
```

new/usr/src/uts/common/io/igb/igb_sw.h

2

```
61 #include <sys/strsubr.h>
62 #include <sys/netlb.h>
63 #include <sys/random.h>
64 #include <inet/common.h>
65 #include <inet/tcp.h>
66 #include <inet/ip.h>
67 #include <inet/ml.h>
68 #include <inet/nd.h>
69 #include <sys/ddifm.h>
70 #include <sys/fm/protocol.h>
71 #include <sys/fm/util.h>
72 #include <sys/fm/io/ddi.h>
73 #include "e1000_api.h"
74 #include "e1000_82575.h"

77 #define MODULE_NAME                "igb" /* module name */

79 #define IGB_SUCCESS                  DDI_SUCCESS
80 #define IGB_FAILURE                  DDI_FAILURE

82 #define IGB_UNKNOWN                   0x00
83 #define IGB_INITIALIZED              0x01
84 #define IGB_STARTED                  0x02
85 #define IGB_SUSPENDED                0x04
86 #define IGB_STALL                    0x08
87 #define IGB_ERROR                    0x80

89 #define IGB_RX_STOPPED               0x1

91 #define IGB_INTR_NONE                0
92 #define IGB_INTR_MSIX                1
93 #define IGB_INTR_MSI                 2
94 #define IGB_INTR_LEGACY              3

96 #define IGB_ADAPTER_REGSET           1 /* mapping adapter registers */
97 #define IGB_ADAPTER_MSIXTAB         4 /* mapping msi-x table */

99 #define IGB_NO_POLL                   -1
100 #define IGB_NO_FREE_SLOT             -1

102 #define MAX_NUM_UNICAST_ADDRESSES    E1000_RAR_ENTRIES
103 #define MCAST_ALLOC_COUNT            256
104 #define MAX_COOKIE                   18
105 #define MIN_NUM_TX_DESC               2

107 /*
108  * Number of settings for interrupt throttle rate (ITR). There is one of
109  * these per msi-x vector and it needs to be the maximum of all silicon
110  * types supported by this driver.
111  */
112 #define MAX_NUM_EITR                  25

114 /*
115  * Maximum values for user configurable parameters
116  */
117 #define MAX_TX_RING_SIZE              4096
118 #define MAX_RX_RING_SIZE              4096
119 #define MAX_RX_GROUP_NUM              4

121 #define MAX_MTU                       9000
122 #define MAX_RX_LIMIT_PER_INTR        4096

124 #define MAX_RX_COPY_THRESHOLD         9216
125 #define MAX_TX_COPY_THRESHOLD         9216
126 #define MAX_TX_RECYCLE_THRESHOLD      DEFAULT_TX_RING_SIZE
```

```

127 #define MAX_TX_OVERLOAD_THRESHOLD      DEFAULT_TX_RING_SIZE
128 #define MAX_TX_RESCHED_THRESHOLD      DEFAULT_TX_RING_SIZE
129 #define MAX_MCAST_NUM                  8192

131 /*
132  * Minimum values for user configurable parameters
133  */
134 #define MIN_TX_RING_SIZE                64
135 #define MIN_RX_RING_SIZE                64
136 #define MIN_RX_GROUP_NUM                1

138 #define MIN_MTU                          ETHERMIN
139 #define MIN_RX_LIMIT_PER_INTR           16

141 #define MIN_RX_COPY_THRESHOLD            0
142 #define MIN_TX_COPY_THRESHOLD            0
143 #define MIN_TX_RECYCLE_THRESHOLD         MIN_NUM_TX_DESC
144 #define MIN_TX_OVERLOAD_THRESHOLD         MIN_NUM_TX_DESC
145 #define MIN_TX_RESCHED_THRESHOLD         MIN_NUM_TX_DESC
146 #define MIN_MCAST_NUM                    8

148 /*
149  * Default values for user configurable parameters
150  */
151 #define DEFAULT_TX_RING_SIZE              512
152 #define DEFAULT_RX_RING_SIZE              512
153 #define DEFAULT_RX_GROUP_NUM              1

155 #define DEFAULT_MTU                       ETHERMTU
156 #define DEFAULT_RX_LIMIT_PER_INTR         256

158 #define DEFAULT_RX_COPY_THRESHOLD         128
159 #define DEFAULT_TX_COPY_THRESHOLD         512
160 #define DEFAULT_TX_RECYCLE_THRESHOLD      (MAX_COOKIE + 1)
161 #define DEFAULT_TX_OVERLOAD_THRESHOLD     MIN_NUM_TX_DESC
162 #define DEFAULT_TX_RESCHED_THRESHOLD      128
163 #define DEFAULT_TX_RESCHED_THRESHOLD_LOW  32
164 #define DEFAULT_MCAST_NUM                 4096

166 #define IGB_LSO_MAXLEN                    65535

168 #define TX_DRAIN_TIME                      200
169 #define RX_DRAIN_TIME                      200

171 #define STALL_WATCHDOG_TIMEOUT             8      /* 8 seconds */

173 /*
174  * Defined for IP header alignment.
175  */
176 #define IPHDR_ALIGN_ROOM                  2

178 /*
179  * Bit flags for attach_progress
180  */
181 #define ATTACH_PROGRESS_PCI_CONFIG         0x0001 /* PCI config setup */
182 #define ATTACH_PROGRESS_REGS_MAP          0x0002 /* Registers mapped */
183 #define ATTACH_PROGRESS_PROPS              0x0004 /* Properties initialized */
184 #define ATTACH_PROGRESS_ALLOC_INTR        0x0008 /* Interrupts allocated */
185 #define ATTACH_PROGRESS_ALLOC_RINGS       0x0010 /* Rings allocated */
186 #define ATTACH_PROGRESS_ADD_INTR          0x0020 /* Intr handlers added */
187 #define ATTACH_PROGRESS_LOCKS              0x0040 /* Locks initialized */
188 #define ATTACH_PROGRESS_INIT_ADAPTER      0x0080 /* Adapter initialized */
189 #define ATTACH_PROGRESS_STATS              0x0200 /* Kstats created */
190 #define ATTACH_PROGRESS_MAC                0x0800 /* MAC registered */
191 #define ATTACH_PROGRESS_ENABLE_INTR        0x1000 /* DDI interrupts enabled */
192 #define ATTACH_PROGRESS_FMINIT            0x2000 /* FMA initialized */

```

```

194 #define PROP_ADV_AUTONEG_CAP              "adv_autoneg_cap"
195 #define PROP_ADV_1000FDX_CAP              "adv_1000fdx_cap"
196 #define PROP_ADV_1000HDX_CAP              "adv_1000hdx_cap"
197 #define PROP_ADV_100FDX_CAP               "adv_100fdx_cap"
198 #define PROP_ADV_100HDX_CAP               "adv_100hdx_cap"
199 #define PROP_ADV_10FDX_CAP                "adv_10fdx_cap"
200 #define PROP_ADV_10HDX_CAP                "adv_10hdx_cap"
201 #define PROP_DEFAULT_MTU                  "default_mtu"
202 #define PROP_FLOW_CONTROL                  "flow_control"
203 #define PROP_TX_RING_SIZE                  "tx_ring_size"
204 #define PROP_RX_RING_SIZE                  "rx_ring_size"
205 #define PROP_MR_ENABLE                     "mr_enable"
206 #define PROP_RX_GROUP_NUM                  "rx_group_number"

208 #define PROP_INTR_FORCE                     "intr_force"
209 #define PROP_TX_HCKSUM_ENABLE               "tx_hcksum_enable"
210 #define PROP_RX_HCKSUM_ENABLE               "rx_hcksum_enable"
211 #define PROP_LSO_ENABLE                     "lso_enable"
212 #define PROP_TX_HEAD_WB_ENABLE              "tx_head_wb_enable"
213 #define PROP_TX_COPY_THRESHOLD              "tx_copy_threshold"
214 #define PROP_TX_RECYCLE_THRESHOLD           "tx_recycle_threshold"
215 #define PROP_TX_OVERLOAD_THRESHOLD          "tx_overload_threshold"
216 #define PROP_TX_RESCHED_THRESHOLD           "tx_resched_threshold"
217 #define PROP_RX_COPY_THRESHOLD              "rx_copy_threshold"
218 #define PROP_RX_LIMIT_PER_INTR              "rx_limit_per_intr"
219 #define PROP_INTR_THROTTLING                "intr_throttling"
220 #define PROP_MCAST_MAX_NUM                  "mcast_max_num"

222 #define IGB_LB_NONE                          0
223 #define IGB_LB_EXTERNAL                       1
224 #define IGB_LB_INTERNAL_PHY                   3
225 #define IGB_LB_INTERNAL_SERDES                4

227 enum ioc_reply {
228     IOC_INVALID = -1, /* bad, NAK with EINVAL */
229     IOC_DONE, /* OK, reply sent */
230     IOC_ACK, /* OK, just send ACK */
231     IOC_REPLY /* OK, just send reply */
232 };
233 #define unchanged_portion_omitted_

559 typedef struct igb {
560     int instance;
561     mac_handle_t mac_hdl;
562     dev_info_t *dip;
563     struct e1000_hw hw;
564     struct igb_osdep osdep;

566     adapter_info_t *capab; /* adapter capabilities */

568     uint32_t igb_state;
569     link_state_t link_state;
570     uint32_t link_speed;
571     uint32_t link_duplex;
572     boolean_t link_complete;
573     timeout_id_t link_tid;

575     uint32_t reset_count;
576     uint32_t attach_progress;
577     uint32_t loopback_mode;
578     uint32_t default_mtu;
579     uint32_t max_frame_size;
580     uint32_t dout_sync;

582     uint32_t rcb_pending;

```

```

584     uint32_t          mr_enable;    /* Enable multiple rings */
585     uint32_t          vmdq_mode;    /* Mode of VMDq */

587     /*
588     * Receive Rings and Groups
589     */
590     igb_rx_ring_t     *rx_rings;    /* Array of rx rings */
591     uint32_t          num_rx_rings; /* Number of rx rings in use */
592     uint32_t          rx_ring_size; /* Rx descriptor ring size */
593     uint32_t          rx_buf_size;  /* Rx buffer size */
594     igb_rx_group_t    *rx_groups;   /* Array of rx groups */
595     uint32_t          num_rx_groups; /* Number of rx groups in use */

597     /*
598     * Transmit Rings
599     */
600     igb_tx_ring_t     *tx_rings;    /* Array of tx rings */
601     uint32_t          num_tx_rings; /* Number of tx rings in use */
602     uint32_t          tx_ring_size; /* Tx descriptor ring size */
603     uint32_t          tx_buf_size;  /* Tx buffer size */

605     boolean_t         tx_ring_init;
606     boolean_t         tx_head_wb_enable; /* Tx head wrtie-back */
607     boolean_t         tx_hcksum_enable; /* Tx h/w cksum offload */
608     boolean_t         lso_enable;      /* Large Segment Offload */
609     uint32_t          tx_copy_thresh; /* Tx copy threshold */
610     uint32_t          tx_recycle_thresh; /* Tx recycle threshold */
611     uint32_t          tx_overload_thresh; /* Tx overload threshold */
612     uint32_t          tx_resched_thresh; /* Tx reschedule threshold */
613     boolean_t         rx_hcksum_enable; /* Rx h/w cksum offload */
614     uint32_t          rx_copy_thresh; /* Rx copy threshold */
615     uint32_t          rx_limit_per_intr; /* Rx pkts per interrupt */

617     uint32_t          intr_throttling[MAX_NUM_EITR];
618     uint32_t          intr_force;

620     int               intr_type;
621     int               intr_cnt;
622     int               intr_cap;
623     size_t            intr_size;
624     uint_t            intr_pri;
625     ddi_intr_handle_t *htable;
626     uint32_t          eims_mask;
627     uint32_t          ims_mask;

629     kmutex_t          gen_lock; /* General lock for device access */
630     kmutex_t          watchdog_lock;
631     kmutex_t          link_lock;
632     kmutex_t          rx_pending_lock;

634     boolean_t         watchdog_enable;
635     boolean_t         watchdog_start;
636     timeout_id_t      watchdog_tid;

638     boolean_t         unicst_init;
639     uint32_t          unicst_avail;
640     uint32_t          unicst_total;
641     igb_ether_addr_t  unicst_addr[MAX_NUM_UNICAST_ADDRESSES];
642     uint32_t          mcast_count;
643     uint32_t          mcast_alloc_count;
644     uint32_t          mcast_max_num;
645     struct ether_addr *mcast_table;

647     /*
648     * Kstat definitions

```

```

649     /*
650     kstat_t          *igb_ks;

652     /*
653     * Backing store for MAC stats. These are reported via GLDv3, instead o
654     * via our private kstat structure.
655     */
656     uint64_t         stat_tor;      /* rbytes */
657     uint64_t         stat_tpr;      /* rpackets */
658     uint64_t         stat_tot;      /* obytes */
659     uint64_t         stat_tpt;      /* opackets */
660     uint64_t         stat_colc;     /* collisions */
661     uint64_t         stat_mcc;      /* multi colls */
662     uint64_t         stat_scc;      /* single colls */
663     uint64_t         stat_ecol;     /* excessive colls */
664     uint64_t         stat_latecol; /* late colls */
665     uint64_t         stat_bptc;     /* xmit bcst */
666     uint64_t         stat_mptc;     /* xmit bcst */
667     uint64_t         stat_bprc;     /* rcv bcst */
668     uint64_t         stat_mprc;     /* rcv mcast */
669     uint64_t         stat_rnbc;     /* rcv nobuf */
670     uint64_t         stat_roc;      /* rcv toolong */
671     uint64_t         stat_sec;      /* sqe errors */
672     uint64_t         stat_dc;       /* defer */
673     uint64_t         stat_algnerrc; /* align errors */
674     uint64_t         stat_crcerr;   /* crc errors */
675     uint64_t         stat_cexterr; /* carrier extension errors */
676     uint64_t         stat_ruc;      /* rcv tooshort */
677     uint64_t         stat_rjc;      /* rcv jabber */
678     uint64_t         stat_rxerrc;   /* rcv errors */

680     uint32_t         param_en_1000fdx_cap:1,
681                     param_en_1000hdx_cap:1,
682                     param_en_100t4_cap:1,
683                     param_en_100fdx_cap:1,
684                     param_en_100hdx_cap:1,
685                     param_en_10fdx_cap:1,
686                     param_en_10hdx_cap:1,
687                     param_1000fdx_cap:1,
688                     param_1000hdx_cap:1,
689                     param_100t4_cap:1,
690                     param_100fdx_cap:1,
691                     param_100hdx_cap:1,
692                     param_10fdx_cap:1,
693                     param_10hdx_cap:1,
694                     param_autoneg_cap:1,
695                     param_pause_cap:1,
696                     param_asym_pause_cap:1,
697                     param_rem_fault:1,
698                     param_adv_1000fdx_cap:1,
699                     param_adv_1000hdx_cap:1,
700                     param_adv_100t4_cap:1,
701                     param_adv_100fdx_cap:1,
702                     param_adv_100hdx_cap:1,
703                     param_adv_10fdx_cap:1,
704                     param_adv_10hdx_cap:1,
705                     param_adv_autoneg_cap:1,
706                     param_adv_pause_cap:1,
707                     param_adv_asym_pause_cap:1,
708                     param_adv_rem_fault:1,
709                     param_lp_1000fdx_cap:1,
710                     param_lp_1000hdx_cap:1,
711                     param_lp_100t4_cap:1;

713     uint32_t         param_lp_100fdx_cap:1,
714                     param_lp_100hdx_cap:1,

```

```

715     param_lp_10fdx_cap:1,
716     param_lp_10hdx_cap:1,
717     param_lp_autoneg_cap:1,
718     param_lp_pause_cap:1,
719     param_lp_asym_pause_cap:1,
720     param_lp_rem_fault:1,
721     param_pad_to_32:24;

723     /*
724     * FMA capabilities
725     */
726     int             fm_capabilities;

728     ulong_t        page_size;
729 } igb_t;

731 typedef struct igb_stat {

704     kstat_named_t  link_speed;      /* Link Speed */
733     kstat_named_t  reset_count;     /* Reset Count */
734     kstat_named_t  dout_sync;      /* DMA out of sync */
735 #ifdef IGB_DEBUG
736     kstat_named_t  rx_frame_error;  /* Rx Error in Packet */
737     kstat_named_t  rx_cksum_error;  /* Rx Checksum Error */
738     kstat_named_t  rx_exceed_pkt;   /* Rx Exceed Max Pkt Count */

740     kstat_named_t  tx_overload;     /* Tx Desc Ring Overload */
741     kstat_named_t  tx_fail_no_tcb;  /* Tx Fail Freelist Empty */
742     kstat_named_t  tx_fail_no_tbd;  /* Tx Fail Desc Ring Empty */
743     kstat_named_t  tx_fail_dma_bind; /* Tx Fail DMA bind */
744     kstat_named_t  tx_reschedule;   /* Tx Reschedule */

746     kstat_named_t  gprc;            /* Good Packets Received Count */
747     kstat_named_t  gptc;            /* Good Packets Xmitted Count */
748     kstat_named_t  gor;             /* Good Octets Received Count */
749     kstat_named_t  got;             /* Good Octets Xmitd Count */
750     kstat_named_t  prc64;           /* Packets Received - 64b */
751     kstat_named_t  prc127;          /* Packets Received - 65-127b */
752     kstat_named_t  prc255;          /* Packets Received - 127-255b */
753     kstat_named_t  prc511;          /* Packets Received - 256-511b */
754     kstat_named_t  prc1023;         /* Packets Received - 511-1023b */
755     kstat_named_t  prc1522;         /* Packets Received - 1024-1522b */
756     kstat_named_t  ptc64;           /* Packets Xmitted (64b) */
757     kstat_named_t  ptc127;          /* Packets Xmitted (64-127b) */
758     kstat_named_t  ptc255;          /* Packets Xmitted (128-255b) */
759     kstat_named_t  ptc511;          /* Packets Xmitted (255-511b) */
760     kstat_named_t  ptc1023;         /* Packets Xmitted (512-1023b) */
761     kstat_named_t  ptc1522;         /* Packets Xmitted (1024-1522b) */
762 #endif

735     kstat_named_t  crcerrs;         /* CRC Error Count */
763     kstat_named_t  symerrs;         /* Symbol Error Count */
764     kstat_named_t  mpc;             /* Missed Packet Count */
738     kstat_named_t  scc;             /* Single Collision Count */
739     kstat_named_t  ecol;            /* Excessive Collision Count */
740     kstat_named_t  mcc;             /* Multiple Collision Count */
741     kstat_named_t  latecol;         /* Late Collision Count */
742     kstat_named_t  colc;            /* Collision Count */
743     kstat_named_t  dc;              /* Defer Count */
744     kstat_named_t  sec;             /* Sequence Error Count */
765     kstat_named_t  rlec;            /* Receive Length Error Count */
766     kstat_named_t  xonrxc;          /* XON Received Count */
767     kstat_named_t  xontxc;          /* XON Xmitted Count */
768     kstat_named_t  xoffrxc;         /* XOFF Received Count */
769     kstat_named_t  xofftxc;         /* Xoff Xmitted Count */
770     kstat_named_t  fcruc;           /* Unknown Flow Control Packet Rcvd Count */
751     kstat_named_t  bprc;           /* Broadcasts Pkts Received Count */

```

```

752     kstat_named_t  mprc;            /* Multicast Pkts Received Count */
753     kstat_named_t  rnbc;            /* Receive No Buffers Count */
754     kstat_named_t  ruc;             /* Receive Undersize Count */
771     kstat_named_t  rfc;            /* Receive Frag Count */
756     kstat_named_t  roc;            /* Receive Oversize Count */
757     kstat_named_t  rjc;            /* Receive Jabber Count */
758     kstat_named_t  tor;            /* Total Octets Recvd Count */
759     kstat_named_t  tot;            /* Total Octets Xmitd Count */
760     kstat_named_t  tpr;            /* Total Packets Received */
761     kstat_named_t  tpt;            /* Total Packets Xmitted */
762     kstat_named_t  mptc;           /* Multicast Packets Xmitted Count */
763     kstat_named_t  bptc;           /* Broadcast Packets Xmitted Count */
764     kstat_named_t  algnerrc;        /* Alignment Error count */
765     kstat_named_t  rxerrc;         /* Rx Error Count */
772     kstat_named_t  tncrs;          /* Transmit with no CRS */
767     kstat_named_t  cexterr;        /* Carrier Extension Error count */
773     kstat_named_t  tsctc;          /* TCP seg contexts xmit count */
774     kstat_named_t  tsctfc;         /* TCP seg contexts xmit fail count */
775 } igb_stat_t;

```

unchanged portion omitted