

```
new/exception_lists/wscheck
```

```
1
```

```
*****
```

```
477 Fri Oct 5 15:14:40 2018
```

```
new/exception_lists/wscheck
```

```
9724 qede needs updates for newer GCC
```

```
*****
```

```
1 #
2 # This file and its contents are supplied under the terms of the
3 # Common Development and Distribution License (" CDDL"), version 1.0.
4 # You may only use this file in accordance with the terms of version
5 # 1.0 of the CDDL.
6 #
7 # A full copy of the text of the CDDL should have accompanied this
8 # source. A copy of the CDDL is also available via the Internet at
9 # http://www.illumos.org/license/CDDL.
10 #
11 # Copyright 2018 Joyent, Inc.
12 #
13 syntax: glob
```

```
15 usr/src/uts/common/io/qede/*
```

```

new/usr/src/uts/common/io/qede/579xx/drivers/ecore/ecore_dcbx.c
*****
44712 Fri Oct 5 15:14:40 2018
new/usr/src/uts/common/io/qede/579xx/drivers/ecore/ecore_dcbx.c
9724 qede needs updates for newer GCC
*****
1 /*
2 * CDDL HEADER START
3 *
4 * The contents of this file are subject to the terms of the
5 * Common Development and Distribution License, v.1., (the "License").
6 * You may not use this file except in compliance with the License.
7 *
8 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9 * or http://opensource.org/licenses/CDDL-1.0.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */
21 /*
22 * Copyright 2014-2017 Cavium, Inc.
23 * The contents of this file are subject to the terms of the Common Development
24 * and Distribution License, v.1., (the "License").
25 *
26 * You may not use this file except in compliance with the License.
27 *
28 * You can obtain a copy of the License at available
29 * at http://opensource.org/licenses/CDDL-1.0
30 *
31 * See the License for the specific language governing permissions and
32 * limitations under the License.
33 */
34 */

35 /*
36 * Copyright 2018 Joyent, Inc.
37 */
38 */

40 #include "bcm_osal.h"
41 #include "ecore.h"
42 #include "ecore_sp_commands.h"
43 #include "ecore_dcbx.h"
44 #include "ecore_cxt.h"
45 #include "ecore_gtt_reg_addr.h"
46 #include "ecore_iro.h"
47 #ifdef CONFIG_ECORE_ROCE
48 #include "ecore_roce.h"
49 #endif
50 #include "ecore iov_api.h"

52 #define ECORE_DCBX_MAX_MIB_READ_TRY      (100)
53 #define ECORE_ETH_TYPE_DEFAULT          (0)
54 #define ECORE_ETH_TYPE_ROCE            (0x8915)
55 #define ECORE_UDP_PORT_TYPE_ROCE_V2    (0x12B7)
56 #define ECORE_ETH_TYPE_FCOE           (0x8906)
57 #define ECORE_TCP_PORT_ISCSI          (0xCBC)

59 #define ECORE_DCBX_INVALID_PRIORITY     0xFF
61 /* Get Traffic Class from priority traffic class table, 4 bits represent

```

```

1
new/usr/src/uts/common/io/qede/579xx/drivers/ecore/ecore_dcbx.c
*****
62   * the traffic class corresponding to the priority.
63   */
64 #define ECORE_DCBX_PRIO2TC(prio_tc_tbl, prio) \
65         ((u32)(prio_tc_tbl >> ((7 - prio) * 4)) & 0x7)

66 static bool ecore_dcbx_app_ethtype(u32 app_info_bitmap)
67 {
68     return !!(ECORE_MFW_GET_FIELD(app_info_bitmap, DCBX_APP_SF) ==
69               DCBX_APP_SF_ETHTYPE);
70 }
71 */

72 /* Update app protocol data and hw_info fields with the TLV info */
73 static void
74 ecore_dcbx_update_app_info(struct ecore_dcbx_results *p_data,
75                           struct ecore_hwfn *p_hwfn,
76                           bool enable, u8 prio, u8 tc,
77                           enum dcbx_protocol_type type)
78 {
79     enum ecore_pci_personality personality;
80     enum dcbx_protocol_type id;
81     char *name;
82     int i;

83     for (i = 0; i < OSAL_ARRAY_SIZE(ecore_dcbx_app_update); i++) {
84         id = ecore_dcbx_app_update[i].id;
85         if (type != id)
86             continue;
87         personality = ecore_dcbx_app_update[i].personality;
88         name = ecore_dcbx_app_update[i].name;
89         ecore_dcbx_set_params(p_data, p_hwfn, enable,
90                               prio, tc, type, personality);
91     }
92 }

93 /*
94  * Read updated MIB.
95  * Reconfigure QM and invoke PF update ramrod command if operational MIB
96  * change is detected.
97  */
98 enum _ecore_status_t
99 ecore_dcbx_mib_update_event(struct ecore_hwfn *p_hwfn, struct ecore_ptt *p_ptt,
100                           enum ecore_mib_read_type type)
101 {
102     enum _ecore_status_t rc = ECORE_SUCCESS;
103
104     rc = ecore_dcbx_read_mib(p_hwfn, p_ptt, type);
105     if (rc)
106         return rc;
107
108     if (type == ECORE_DCBX_OPERATIONAL_MIB) {
109         ecore_dcbx_get_dscp_params(p_hwfn, p_ptt,
110                                     &p_hwfn->p_dcbx_info->get);
111
112         rc = ecore_dcbx_process_mib_info(p_hwfn);
113         if (!rc) {
114             bool enabled __unused;
115             bool enabled;
116
117             /* reconfigure tcs of QM queues according
118              * to negotiation results
119             */
120         }
121     }
122 }

123

```

```
1009         ecore_qm_reconf(p_hwfn, p_ptt);
1010
1011         /* update storm FW with negotiation results */
1012         ecore_sp_pf_update_dcbx(p_hwfn);
1013
1014         /* set eagle enigne 1 flow control workaround
1015          * according to negotiation results
1016          */
1017         enabled = p_hwfn->p_dcbx_info->results.dcbx_enabled;
1018
1019 #ifdef CONFIG_ECORE_ROCE
1020         /* for roce PFs, we may want to enable/disable DPM
1021          * when DCBx change occurs
1022          */
1023         if (ECORE_IS_ROCE_PERSONALITY(p_hwfn))
1024             ecore_roce_dpm_dcbx(p_hwfn, p_ptt);
1025 #endif
1026     }
1027 }
1028
1029     ecore_dcbx_get_params(p_hwfn, p_ptt, &p_hwfn->p_dcbx_info->get, type);
1030
1031     if (type == ECORE_DCBX_OPERATIONAL_MIB) {
1032         struct ecore_dcbx_results *p_data;
1033         u16 val;
1034
1035         /* Update the DSCP to TC mapping bit if required */
1036         if (p_hwfn->p_dcbx_info->dscp_nig_update) {
1037             ecore_wr(p_hwfn, p_ptt, NIG_REG_DSCP_TO_TC_MAP_ENABLE,
1038                     0x1);
1039             p_hwfn->p_dcbx_info->dscp_nig_update = false;
1040         }
1041
1042         /* Configure in NIG which protocols support EDPM and should
1043          * honor PFC.
1044          */
1045         p_data = &p_hwfn->p_dcbx_info->results;
1046         val = (0x1 << p_data->arr[DCBX_PROTOCOL_ROCE].tc) |
1047               (0x1 << p_data->arr[DCBX_PROTOCOL_ROCE_V2].tc);
1048         val <= NIG_REG_TX_EDPM_CTRL_TX_EDPM_TC_EN_SHIFT;
1049         val |= NIG_REG_TX_EDPM_CTRL_TX_EDPM_EN;
1050         ecore_wr(p_hwfn, p_ptt, NIG_REG_TX_EDPM_CTRL, val);
1051     }
1052
1053     OSAL_DCBX_AEN(p_hwfn, type);
1054
1055     return rc;
1056 }
```

unchanged portion omitted

```

new/usr/src/uts/common/io/qede/579xx/drivers/ecore/ecore_mcp.c          1
*****
120523 Fri Oct 5 15:14:41 2018
new/usr/src/uts/common/io/qede/579xx/drivers/ecore/ecore_mcp.c          2
9724 qede needs updates for newer GCC
*****



1 /*
2 * CDDL HEADER START
3 *
4 * The contents of this file are subject to the terms of the
5 * Common Development and Distribution License, v.1., (the "License").
6 * You may not use this file except in compliance with the License.
7 *
8 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9 * or http://opensource.org/licenses/CDDL-1.0.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */

22 /*
23 * Copyright 2014-2017 Cavium, Inc.
24 * The contents of this file are subject to the terms of the Common Development
25 * and Distribution License, v.1., (the "License").
27 * You may not use this file except in compliance with the License.
29 * You can obtain a copy of the License at available
30 * at http://opensource.org/licenses/CDDL-1.0

32 * See the License for the specific language governing permissions and
33 * limitations under the License.
34 */

36 /*
37 * Copyright 2018 Joyent, Inc.
38 */
40 #include "bcm_osal.h"
41 #include "ecore.h"
42 #include "ecore_status.h"
43 #include "nvm_map.h"
44 #include "nvm_cfg.h"
45 #include "ecore_mcp.h"
46 #include "mcp_public.h"
47 #include "reg_addr.h"
48 #include "ecore_hw.h"
49 #include "ecore_init_fw_funcs.h"
50 #include "ecore_sriov.h"
51 #include "ecore_vf.h"
52 #include "ecore iov_api.h"
53 #include "ecore_gtt_reg_addr.h"
54 #include "ecore_iro.h"
55 #include "ecore_dcbx.h"
56 #include "ecore_sp_commands.h"

58 #define CHIP_MCP_RESP_ITER_US 10
59 #define EMUL_MCP_RESP_ITER_US 1000 * 1000
61 #define ECORE_DRV_MB_MAX_RETRIES      (500 * 1000) /* Account for 5 sec */

```

```

new/usr/src/uts/common/io/qede/579xx/drivers/ecore/ecore_mcp.c          1
*****
62 #define ECORE_MCP_RESET_RETRIES      (50 * 1000) /* Account for 500 msec */
64 #define DRV_INNER_WR(_p_hwfn, _p_ptt, _ptr, _offset, _val) \
65     ecore_wr(_p_hwfn, _p_ptt, (_p_hwfn->mcp_info->ptr + _offset), \
66               _val)
68 #define DRV_INNER_RD(_p_hwfn, _p_ptt, _ptr, _offset) \
69     ecore_rd(_p_hwfn, _p_ptt, (_p_hwfn->mcp_info->ptr + _offset))
71 #define DRV_MB_WR(_p_hwfn, _p_ptt, _field, _val) \
72     DRV_INNER_WR(_p_hwfn, _p_ptt,drv_mb_addr, \
73                   _val)
75 #define DRV_MB_RD(_p_hwfn, _p_ptt, _field) \
76     DRV_INNER_RD(_p_hwfn, _p_ptt,drv_mb_addr, \
77                   _val)
79 #define PDA_COMP (((FW_MAJOR_VERSION) + (FW_MINOR_VERSION << 8)) << \
80             DRV_ID_PDA_COMP_VER_SHIFT)
82 #define MCP_BYTES_PER_MBIT_SHIFT 17
84 #ifndef ASIC_ONLY
85 static int loaded;
86 static int loaded_port[MAX_NUM_PORTS] = { 0 };
87 #endif
89 bool ecore_mcp_is_init(struct ecore_hwfn *p_hwfn)
90 {
91     if (!p_hwfn->mcp_info || !p_hwfn->mcp_info->public_base)
92         return false;
93     return true;
94 }
unchanged portion omitted
362 static enum _ecore_status_t ecore_do_mcp_cmd(struct ecore_hwfn *p_hwfn,
363                                              struct ecore_ptt *p_ptt,
364                                              u32 cmd, u32 param,
365                                              u32 *o_mcp_resp, u32 *o_mcp_param)
366 {
367     u32 delay = CHIP_MCP_RESP_ITER_US;
368     u32 max_retries = ECORE_DRV_MB_MAX_RETRIES;
369     u32 seq, cnt = 1, actual_mb_seq __unused;
370     u32 seq, cnt = 1, actual_mb_seq;
371     enum _ecore_status_t rc = ECORE_SUCCESS;
372 #ifndef ASIC_ONLY
373     if (CHIP_REV_IS_EMUL(p_hwfn->p_dev))
374         delay = EMUL_MCP_RESP_ITER_US;
375     /* There is a built-in delay of 100usec in each MFW response read */
376     if (CHIP_REV_IS_FPGA(p_hwfn->p_dev))
377         max_retries /= 10;
378 #endif
380     /* Get actual driver mailbox sequence */
381     actual_mb_seq = DRV_MB_RD(p_hwfn, p_ptt, drv_mb_header) &
382                     DRV_MSG_SEQ_NUMBER_MASK;
384     /* Use MCP history register to check if MCP reset occurred between
385      * init time and now.
386      */
387     if (p_hwfn->mcp_info->mcp_hist !=
388         ecore_rd(p_hwfn, p_ptt, MISCS_REG_GENERIC_POR_0))
389         DP_VERBOSE(p_hwfn, ECORE_MSG_SP, "Rereading MCP offsets\n");
390     ecore_load_mcp_offsets(p_hwfn, p_ptt);
391     ecore_mcp_cmd_port_init(p_hwfn, p_ptt);

```

```

392     }
393     seq = ++p_hwfn->mcp_info->drv_mb_seq;
395     /* Set drv param */
396     DRV_MB_WR(p_hwfn, p_ptt, drv_mb_param, param);
398     /* Set drv command along with the updated sequence */
399     DRV_MB_WR(p_hwfn, p_ptt, drv_mb_header, (cmd | seq));
401     DP_VERBOSE(p_hwfn, ECORE_MSG_SP,
402                 "wrote command (%x) to MFW MB param 0x%08x\n",
403                 (cmd | seq), param);
405     do {
406         /* Wait for MFW response */
407         OSAL_UDELAY(delay);
408         *o_mcp_resp = DRV_MB_RD(p_hwfn, p_ptt, fw_mb_header);
410         /* Give the FW up to 5 second (500*10ms) */
411     } while ((seq != (*o_mcp_resp & FW_MSG_SEQ_NUMBER_MASK)) &&
412             (cnt++ < max_retries));
414     DP_VERBOSE(p_hwfn, ECORE_MSG_SP,
415                 "[after %d ms] read (%x) seq is (%x) from FW MB\n",
416                 cnt * delay, *o_mcp_resp, seq);
418     /* Is this a reply to our command? */
419     if (seq == (*o_mcp_resp & FW_MSG_SEQ_NUMBER_MASK)) {
420         *o_mcp_resp &= FW_MSG_CODE_MASK;
421         /* Get the MCP param */
422         *o_mcp_param = DRV_MB_RD(p_hwfn, p_ptt, fw_mb_param);
423     } else {
424         /* FW BUG! */
425         DP_ERR(p_hwfn, "MFW failed to respond [cmd 0x%x param 0x%x]\n",
426                cmd, param);
427         ecore_mcp_print_cpu_info(p_hwfn, p_ptt);
428         *o_mcp_resp = 0;
429         rc = ECORE AGAIN;
430         ecore_hw_err_notify(p_hwfn, ECORE_HW_ERR_MFW_RESP_FAIL);
431     }
432     return rc;
433 }

```

unchanged_portion_omitted

```

1436 static void ecore_mcp_send_protocol_stats(struct ecore_hwfn *p_hwfn,
1437                                         struct ecore_ptt *p_ptt,
1438                                         enum MFW_DRV_MSG_TYPE type)
1439 {
1440     enum ecore_mcp_protocol_type stats_type __unused;
1441     union ecore_mcp_protocol_stats stats;
1442     struct ecore_mcp_mb_params mb_params;
1443     u32 hsi_param;
1444     enum _ecore_status_t rc;
1446     switch (type) {
1447     case MFW_DRV_MSG_GET_LAN_STATS:
1448         stats_type = ECORE_MCP_LAN_STATS;
1449         hsi_param = DRV_MSG_CODE_STATS_TYPE_LAN;
1450         break;
1451     case MFW_DRV_MSG_GET_FCOE_STATS:
1452         stats_type = ECORE_MCP_FCOE_STATS;
1453         hsi_param = DRV_MSG_CODE_STATS_TYPE_FCOE;
1454         break;
1455     case MFW_DRV_MSG_GET_ISCSI_STATS:
1456         stats_type = ECORE_MCP_ISCSI_STATS;

```

```

1457         hsi_param = DRV_MSG_CODE_STATS_TYPE_ISCSI;
1458         break;
1459     case MFW_DRV_MSG_GET_RDMA_STATS:
1460         stats_type = ECORE_MCP_RDMA_STATS;
1461         hsi_param = DRV_MSG_CODE_STATS_TYPE_RDMA;
1462         break;
1463     default:
1464         DP_NOTICE(p_hwfn, false, "Invalid protocol type %d\n", type);
1465         return;
1466     }
1468     OSAL_GET_PROTOCOL_STATS(p_hwfn->p_dev, stats_type, &stats);
1470     OSAL_MEM_ZERO(&mb_params, sizeof(mb_params));
1471     mb_params.cmd = DRV_MSG_CODE_GET_STATS;
1472     mb_params.param = hsi_param;
1473     mb_params.p_data_src = &stats;
1474     mb_params.data_src_size = sizeof(stats);
1475     rc = ecore_mcp_cmd_and_union(p_hwfn, p_ptt, &mb_params);
1476     if (rc != ECORE_SUCCESS)
1477         DP_ERR(p_hwfn, "Failed to send protocol stats, rc = %d\n", rc);
1478 }

unchanged_portion_omitted

3129 enum _ecore_status_t ecore_mcp_phy_sfp_read(struct ecore_hwfn *p_hwfn,
3130                                               struct ecore_ptt *p_ptt,
3131                                               u32 port, u32 addr, u32 offset,
3132                                               u32 len, u8 *p_buf)
3133 {
3134     struct ecore_mcp_nvm_params params;
3135     enum _ecore_status_t rc;
3136     u32 bytes_left, bytes_to_copy, buf_size;
3137     OSAL_MEMSET(&params, 0, sizeof(struct ecore_mcp_nvm_params));
3138     params.nvm_common.offset =
3139         (port << DRV_MB_PARAM_TRANSCEIVER_PORT_SHIFT) |
3140         (addr << DRV_MB_PARAM_TRANSCEIVER_I2C_ADDRESS_SHIFT);
3141     addr = offset;
3142     offset = 0;
3143     bytes_left = len;
3144     params.type = ECORE_MCP_NVM_RD;
3145     params.nvm_rd.buf_size = &buf_size;
3146     params.nvm_common.cmd = DRV_MSG_CODE_TRANSCEIVER_READ;
3147     while (bytes_left > 0) {
3148         bytes_to_copy = OSAL_MIN_T(u32, bytes_left,
3149                                     MAX_I2C_TRANSACTION_SIZE);
3150         params.nvm_rd.buf = (u32 *) (p_buf + offset);
3151         params.nvm_common.offset &=
3152             (DRV_MB_PARAM_TRANSCEIVER_I2C_ADDRESS_MASK |
3153              DRV_MB_PARAM_TRANSCEIVER_PORT_MASK);
3154         params.nvm_common.offset |=
3155             ((addr + offset) <<
3156              DRV_MB_PARAM_TRANSCEIVER_OFFSET_SHIFT);
3157         params.nvm_common.offset |=
3158             (bytes_to_copy << DRV_MB_PARAM_TRANSCEIVER_SIZE_SHIFT);
3159         (void) ecore_mcp_nvm_command(p_hwfn, p_ptt, &params);
3160         rc = ecore_mcp_nvm_command(p_hwfn, p_ptt, &params);
3161         if ((params.nvm_common.resp & FW_MSG_CODE_MASK) ==
3162             FW_MSG_CODE_TRANSCEIVER_NOT_PRESENT) {
3163             return ECORE_NODEV;
3164         } else if ((params.nvm_common.resp & FW_MSG_CODE_MASK) !=
3165             FW_MSG_CODE_TRANSCEIVER_DIAG_OK)
3166             return ECORE_UNKNOWN_ERROR;
3167         offset += *params.nvm_rd.buf_size;
3168         bytes_left -= *params.nvm_rd.buf_size;

```

```
3169         }
3170
3171     return ECORE_SUCCESS;
3172 }
3173
3174 enum _ecore_status_t ecore_mcp_phy_sfp_write(struct ecore_hwfn *p_hwfn,
3175                                               struct ecore_ptt *p_ptt,
3176                                               u32 port, u32 addr, u32 offset,
3177                                               u32 len, u8 *p_buf)
3178 {
3179     struct ecore_mcp_nvm_params params;
3180     enum _ecore_status_t rc;
3181     u32 buf_idx, buf_size;
3182
3183     OSAL_MEMSET(&params, 0, sizeof(struct ecore_mcp_nvm_params));
3184     params.nvm_common.offset =
3185         (port << DRV_MB_PARAM_TRANSCEIVER_PORT_SHIFT) |
3186         (addr << DRV_MB_PARAM_TRANSCEIVER_I2C_ADDRESS_SHIFT);
3187     params.type = ECORE_MCP_NVM_WR;
3188     params.nvm_common.cmd = DRV_MSG_CODE_TRANSCEIVER_WRITE;
3189     buf_idx = 0;
3190     while (buf_idx < len) {
3191         buf_size = OSAL_MIN_T(u32, (len - buf_idx),
3192                               MAX_I2C_TRANSACTION_SIZE);
3193         params.nvm_common.offset &=
3194             (DRV_MB_PARAM_TRANSCEIVER_I2C_ADDRESS_MASK |
3195              DRV_MB_PARAM_TRANSCEIVER_PORT_MASK);
3196         params.nvm_common.offset |=
3197             ((offset + buf_idx) <<
3198             DRV_MB_PARAM_TRANSCEIVER_OFFSET_SHIFT);
3199         params.nvm_common.offset |=
3200             (buf_size << DRV_MB_PARAM_TRANSCEIVER_SIZE_SHIFT);
3201         params.nvm_wr.buf_size = buf_size;
3202         params.nvm_wr.buf = (u32 *)&p_buf[buf_idx];
3203         (void) ecore_mcp_nvm_command(p_hwfn, p_ptt, &params);
3204         rc = ecore_mcp_nvm_command(p_hwfn, p_ptt, &params);
3205         if (((params.nvm_common.resp & FW_MSG_CODE_MASK) ==
3206              FW_MSG_CODE_TRANSCEIVER_NOT_PRESENT) ||
3207             (params.nvm_common.resp & FW_MSG_CODE_MASK) !=
3208              FW_MSG_CODE_TRANSCEIVER_DIAG_OK))
3209             return ECORE_UNKNOWN_ERROR;
3210         buf_idx += buf_size;
3211     }
3212
3213     return ECORE_SUCCESS;
3214 }
```

unchanged portion omitted

```

new/usr/src/uts/common/io/qede/579xx/drivers/ecore/ecore_phy.c      1
*****
65388 Fri Oct  5 15:14:41 2018
new/usr/src/uts/common/io/qede/579xx/drivers/ecore/ecore_phy.c
9724 qede needs updates for newer GCC
*****
1 /*
2 * CDDL HEADER START
3 *
4 * The contents of this file are subject to the terms of the
5 * Common Development and Distribution License, v.1., (the "License").
6 * You may not use this file except in compliance with the License.
7 *
8 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9 * or http://opensource.org/licenses/CDDL-1.0.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */
21 /*
22 * Copyright 2014-2017 Cavium, Inc.
23 * The contents of this file are subject to the terms of the Common Development
24 * and Distribution License, v.1., (the "License").
25 *
26 * You may not use this file except in compliance with the License.
27 *
28 * You can obtain a copy of the License at available
29 * at http://opensource.org/licenses/CDDL-1.0
30 *
31 * See the License for the specific language governing permissions and
32 * limitations under the License.
33 *
34 */
35 /*
36 * Copyright 2018 Joyent, Inc.
37 */
38 */

40 #include "bcm_osal.h"
41 #include "ecore.h"
42 #include "reg_addr.h"
43 #include "ecore_hw.h"
44 #include "ecore_hsi_common.h"
45 #include "ecore_mcp.h"
46 #include "nvm_cfg.h"
47 #include "ecore_phy_api.h"

49 #define SERDESID 0x900e

52 enum _ecore_status_t ecore_phy_read(struct ecore_hwfn *p_hwfn,
53                                     struct ecore_ptt *p_ptt, u32 port, u32 lane,
54                                     u32 addr, u32 cmd, u8 *buf)
55 {
56     return ecore_mcp_phy_read(p_hwfn->p_dev, cmd,
57                               addr | (lane << 16) | (1<<29) | (port << 30), buf, 8);
58 }
_____unchanged_portion_omitted

628 /* get mac status */

```

```

new/usr/src/uts/common/io/qede/579xx/drivers/ecore/ecore_phy.c      2
629 static int ecore_ah_e5_phy_mac_stat(struct ecore_hwfn *p_hwfn,
630                                     struct ecore_ptt *p_ptt, u32 port,
631                                     char *p_phy_result_buf)
632 {
633     u32 length, reg_id, addr, data_hi __unused, data_lo;
634     u32 length, reg_id, addr, data_hi, data_lo;
635     length = OSAL_SPRINTF(p_phy_result_buf,
636                           "MAC stats for port %d (only non-zero)\n", port);
637     for (reg_id = 0; reg_id < OSAL_ARRAY_SIZE(ah_stat_regs); reg_id++) {
638         addr = ah_stat_regs[reg_id].reg;
639         data_lo = ecore_rd(p_hwfn, p_ptt,
640                            NWM_REG_MAC0_K2_E5 +
641                            NWM_REG_MAC0_SIZE * 4 * port +
642                            addr);
643         data_hi = ecore_rd(p_hwfn, p_ptt,
644                            NWM_REG_MAC0_K2_E5 +
645                            NWM_REG_MAC0_SIZE * 4 * port +
646                            addr + 4);
647         if (data_lo) { /* Only non-zero */
648             length += OSAL_SPRINTF(&p_phy_result_buf[length],
649                                   "%-10s: 0x%08x (%s)\n",
650                                   ah_stat_regs[reg_id].name,
651                                   data_lo,
652                                   ah_stat_regs[reg_id].desc);
653         }
654     }
655 }
656 }
657
658     return ECORE_SUCCESS;
659 }
_____unchanged_portion_omitted

```

```
*****
63360 Fri Oct 5 15:14:42 2018
new/usr/src/uts/common/io/qede/qede_gld.c
9724 qede needs updates for newer GCC
*****
```

```

1 /*
2 * CDDL HEADER START
3 *
4 * The contents of this file are subject to the terms of the
5 * Common Development and Distribution License, v.1., (the "License").
6 * You may not use this file except in compliance with the License.
7 *
8 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9 * or http://opensource.org/licenses/CDDL-1.0.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */

22 /*
23 * Copyright 2014-2017 Cavium, Inc.
24 * The contents of this file are subject to the terms of the Common Development
25 * and Distribution License, v.1., (the "License").
27 * You may not use this file except in compliance with the License.
29 * You can obtain a copy of the License at available
30 * at http://opensource.org/licenses/CDDL-1.0
32 * See the License for the specific language governing permissions and
33 * limitations under the License.
34 */

36 /*
37 * Copyright 2018 Joyent, Inc.
38 */
40 #include "qede.h"

42 #define FP_LOCK(ptr) \
43 mutex_enter(&ptr->fp_lock);
44 #define FP_UNLOCK(ptr) \
45 mutex_exit(&ptr->fp_lock);

47 int
48 qede_ucst_find(qede_t *qede, const uint8_t *mac_addr)
49 {
50     int slot;
52     for(slot = 0; slot < qede->ucst_total; slot++) {
53         if (bcmq(qede->ucst_mac[slot].mac_addr.ether_addr_octet,
54                   mac_addr, ETHERADDRL) == 0) {
55             return (slot);
56         }
57     }
58     return (-1);
60 }
```

unchanged portion omitted

```

1262 /*
1263 * Set Loopback mode
1264 */

1266 static enum ioc_reply
1267 qede_set_loopback_mode(qede_t *qede, uint32_t mode)
1268 {
1269     int i = 0;
1270     int ret, i = 0;
1271     struct ecore_dev *eudev = &qede->eudev;
1272     struct ecore_hwfn *hwfn;
1273     struct ecore_ptt *ptt = NULL;
1274     struct ecore_mcp_link_params *link_params;
1275     hwfn = &eudev->hwfn[0];
1276     link_params = ecore_mcp_get_link_params(hwfn);
1277     ptt = ecore_ptt_acquire(hwfn);

1279     switch(mode) {
1280     default:
1281         qede_info(qede, "unknown loopback mode !!!");
1282         ecore_ptt_release(hwfn, ptt);
1283         return IOC_INVAL;
1285     case QEDE_LOOP_NONE:
1286         ecore_mcp_set_link(hwfn, ptt, 0);
1288         while (qede->params.link_state && i < 5000) {
1289             OSAL_MSLEEP(1);
1290             i++;
1291         }
1292         i = 0;
1294         link_params->loopback_mode = ETH_LOOPBACK_NONE;
1295         qede->loop_back_mode = QEDE_LOOP_NONE;
1296         (void) ecore_mcp_set_link(hwfn, ptt, 1);
1297         ret = ecore_mcp_set_link(hwfn, ptt, 1);
1298         ecore_ptt_release(hwfn, ptt);

1300         while (!qede->params.link_state && i < 5000) {
1301             OSAL_MSLEEP(1);
1302             i++;
1303         }
1304         return IOC_REPLY;

1305     case QEDE_LOOP_INTERNAL:
1306         qede_print("!%s(%d) : loopback mode (INTERNAL) is set!",
1307         __func__, qede->instance);
1308         ecore_mcp_set_link(hwfn, ptt, 0);

1310         while(qede->params.link_state && i < 5000) {
1311             OSAL_MSLEEP(1);
1312             i++;
1313         }
1314         i = 0;
1315         link_params->loopback_mode = ETH_LOOPBACK_INT_PHY;
1316         qede->loop_back_mode = QEDE_LOOP_INTERNAL;
1317         (void) ecore_mcp_set_link(hwfn, ptt, 1);
1318         ret = ecore_mcp_set_link(hwfn, ptt, 1);
1319         ecore_ptt_release(hwfn, ptt);

1320         while(!qede->params.link_state && i < 5000) {
1321             OSAL_MSLEEP(1);
1322             i++;
1323         }
1324 }
```

```

1324         return IOC_REPLY;
1325
1326     case QEDE_LOOP_EXTERNAL:
1327         qede_print("!%s(%d) : External loopback mode is not supported",
1328                     __func__, qede->instance);
1329         ecore_ptt_release(hwfn, ptt);
1330         return IOC_INVAL;
1331     }
1332 }
unchanged_portion_omitted
1464 static int
1465 qede_ioctl_rd_wr_nvram(qede_t *qede, mblk_t *mp)
1466 {
1467     qede_nvram_data_t *data1 = (qede_nvram_data_t *) (mp->b_cont->b_rptr);
1468     qede_nvram_data_t *data2, *next_data;
1469     struct ecore_dev *eudev = &qede->eudev;
1470     uint32_t hdr_size = 24, bytes_to_copy, copy_len = 0;
1471     uint32_t ret = 0, hdr_size = 24, bytes_to_copy, copy_len = 0;
1472     uint32_t copy_len1 = 0;
1473     uint32_t addr = data1->off;
1474     uint32_t size = data1->size, i, buf_size;
1475     uint8_t cmd, cmd2;
1476     uint8_t *buf, *tmp_buf;
1477     mblk_t *mpl;
1478
1479     cmd = (uint8_t) data1->unused1;
1480
1481     switch(cmd) {
1482     case QEDE_NVRAM_CMD_READ:
1483         buf = kmalloc(size, GFP_KERNEL);
1484         if(buf == NULL) {
1485             cmn_err(CE_WARN, "memory allocation failed"
1486                     " in nvram read ioctl\n");
1487             return (DDI_FAILURE);
1488         }
1489         (void) ecore_mcp_nvram_read(eudev, addr, buf, data1->size);
1490         ret = ecore_mcp_nvram_read(eudev, addr, buf, data1->size);
1491
1492         copy_len = (MBLKL(mp->b_cont)) - hdr_size;
1493         if(copy_len > size) {
1494             (void) memcpy(data1->uabc, buf, size);
1495             kmem_free(buf, size);
1496             //OSAL_FREE(eudev, buf);
1497             ret = 0;
1498             break;
1499         }
1500         (void) memcpy(data1->uabc, buf, copy_len);
1501         bytes_to_copy = size - copy_len;
1502         tmp_buf = ((uint8_t *)buf) + copy_len;
1503         copy_len1 = copy_len;
1504         mp1 = mp->b_cont;
1505         mp1 = mp1->b_cont;
1506
1507         while (mp1) {
1508             copy_len = MBLKL(mp1);
1509             if(mp1->b_cont == NULL) {
1510                 copy_len = MBLKL(mp1) - 4;
1511             }
1512             data2 = (qede_nvram_data_t *)mp1->b_rptr;
1513             if (copy_len > bytes_to_copy) {
1514                 (void) memcpy(data2->uabc, tmp_buf,
1515                             bytes_to_copy);
1516                 kmem_free(buf, size);
1517                 //OSAL_FREE(eudev, buf);
1518                 break;
1519             }
1520         }
1521     }
1522 }
1523
1524 (void) memcpy(data2->uabc, tmp_buf, copy_len);
1525 tmp_buf = tmp_buf + copy_len;
1526 copy_len += copy_len;
1527 mpl = mp1->b_cont;
1528 bytes_to_copy = bytes_to_copy - copy_len;
1529 }
1530
1531 kmem_free(buf, size);
1532 //OSAL_FREE(eudev, buf);
1533 break;
1534
1535 case QEDE_NVRAM_CMD_WRITE:
1536     cmd2 = (uint8_t) data1->cmd2;
1537     size = data1->size;
1538     addr = data1->off;
1539     buf_size = size; //data1->buf_size;
1540     /buf_size = data1->buf_size;
1541     ret = 0;
1542
1543 switch(cmd2){
1544     case START_NVM_WRITE:
1545         buf = kmalloc(size, GFP_KERNEL);
1546         //buf = qede->reserved_buf;
1547         qede->nvm_buf_size = data1->size;
1548         if(buf == NULL) {
1549             cmn_err(CE_WARN,
1550                     "memory allocation failed in START_NVM_WRITE\n");
1551             return DDI_FAILURE;
1552         }
1553         qede->nvm_buf_start = buf;
1554         cmn_err(CE_NOTE,
1555                 "buf = %p, size = %x\n", qede->nvm_buf_start, size);
1556         qede->nvm_buf = buf;
1557         qede->copy_len = 0;
1558         /tmp_buf = buf + addr;
1559         ret = 0;
1560         break;
1561
1562     case ACCUMULATE_NVM_BUF:
1563         tmp_buf = qede->nvm_buf;
1564         copy_len = MBLKL(mp->b_cont) - hdr_size;
1565         if(copy_len > buf_size) {
1566             if (buf_size < qede->nvm_buf_size) {
1567                 (void) memcpy(tmp_buf, data1->uabc, buf_size);
1568                 qede->copy_len = qede->copy_len +
1569                               buf_size;
1570             } else {
1571                 (void) memcpy(tmp_buf,
1572                             data1->uabc, qede->nvm_buf_size);
1573                 qede->copy_len =
1574                     qede->copy_len + qede->nvm_buf_size;
1575             }
1576             tmp_buf = tmp_buf + buf_size;
1577             qede->nvm_buf = tmp_buf;
1578             //qede->copy_len = qede->copy_len + buf_size;
1579             cmn_err(CE_NOTE,
1580                     "buf_size from app = %x\n", copy_len);
1581             ret = 0;
1582             break;
1583         }
1584         (void) memcpy(tmp_buf, data1->uabc, copy_len);
1585         tmp_buf = tmp_buf + copy_len;
1586         bytes_to_copy = buf_size - copy_len;
1587         mpl = mp->b_cont;
1588         mp1 = mp1->b_cont;
1589     }
1590 }
```

```

1516         }
1517     }
1518     tmp_buf = tmp_buf + copy_len;
1519     copy_len += copy_len;
1520     mpl = mp1->b_cont;
1521     bytes_to_copy = bytes_to_copy - copy_len;
1522 }
1523
1524 kmem_free(buf, size);
1525 //OSAL_FREE(eudev, buf);
1526 break;
1527
1528 case QEDE_NVRAM_CMD_WRITE:
1529     cmd2 = (uint8_t) data1->cmd2;
1530     size = data1->size;
1531     addr = data1->off;
1532     buf_size = size; //data1->buf_size;
1533     /buf_size = data1->buf_size;
1534     ret = 0;
1535
1536 switch(cmd2){
1537     case START_NVM_WRITE:
1538         buf = kmalloc(size, GFP_KERNEL);
1539         //buf = qede->reserved_buf;
1540         qede->nvm_buf_size = data1->size;
1541         if(buf == NULL) {
1542             cmn_err(CE_WARN,
1543                     "memory allocation failed in START_NVM_WRITE\n");
1544             return DDI_FAILURE;
1545         }
1546         qede->nvm_buf_start = buf;
1547         cmn_err(CE_NOTE,
1548                 "buf = %p, size = %x\n", qede->nvm_buf_start, size);
1549         qede->nvm_buf = buf;
1550         qede->copy_len = 0;
1551         /tmp_buf = buf + addr;
1552         ret = 0;
1553         break;
1554
1555     case ACCUMULATE_NVM_BUF:
1556         tmp_buf = qede->nvm_buf;
1557         copy_len = MBLKL(mp->b_cont) - hdr_size;
1558         if(copy_len > buf_size) {
1559             if (buf_size < qede->nvm_buf_size) {
1560                 (void) memcpy(tmp_buf, data1->uabc, buf_size);
1561                 qede->copy_len = qede->copy_len +
1562                               buf_size;
1563             } else {
1564                 (void) memcpy(tmp_buf,
1565                             data1->uabc, qede->nvm_buf_size);
1566                 qede->copy_len =
1567                     qede->copy_len + qede->nvm_buf_size;
1568             }
1569             tmp_buf = tmp_buf + buf_size;
1570             qede->nvm_buf = tmp_buf;
1571             //qede->copy_len = qede->copy_len + buf_size;
1572             cmn_err(CE_NOTE,
1573                     "buf_size from app = %x\n", copy_len);
1574             ret = 0;
1575             break;
1576         }
1577         (void) memcpy(tmp_buf, data1->uabc, copy_len);
1578         tmp_buf = tmp_buf + copy_len;
1579         bytes_to_copy = buf_size - copy_len;
1580         mpl = mp->b_cont;
1581         mp1 = mp1->b_cont;
1582     }
1583 }
```

```

1579         copy_len1 = copy_len;
1580
1581         while (mpl) {
1582             copy_len = MBLKL(mpl);
1583             if (mpl->b_cont == NULL) {
1584                 copy_len = MBLKL(mpl) - 4;
1585             }
1586             next_data = (qede_nvram_data_t *) mpl->b_rptr;
1587             if (copy_len > bytes_to_copy){
1588                 (void) memcpy(tmp_buf, next_data->uabc,
1589                               bytes_to_copy);
1590                 qede->copy_len = qede->copy_len +
1591                               bytes_to_copy;
1592                 ret = 0;
1593                 break;
1594             }
1595             (void) memcpy(tmp_buf, next_data->uabc,
1596                           copy_len);
1597             qede->copy_len = qede->copy_len + copy_len;
1598             tmp_buf = tmp_buf + copy_len;
1599             copy_len = copy_len1 + copy_len;
1600             bytes_to_copy = bytes_to_copy - copy_len;
1601             mpl = mpl->b_cont;
1602         }
1603         qede->nvm_buf = tmp_buf;
1604         ret = 0;
1605         break;
1606
1607     case STOP_NVM_WRITE:
1608         //qede->nvm_buf = tmp_buf;
1609         ret = 0;
1610         break;
1611     case READ_BUF:
1612         tmp_buf = (uint8_t *)qede->nvm_buf_start;
1613         for(i = 0; i < size ; i++){
1614             cmn_err(CE_NOTE,
1615                     "buff (%d) : %d\n", i, *tmp_buf);
1616             tmp_buf++;
1617         }
1618         ret = 0;
1619         break;
1620     case QEDE_NVRAM_CMD_PUT_FILE_DATA:
1621         tmp_buf = qede->nvm_buf_start;
1622         (void) ecore_mcp_nvm_write(edev, ECORE_PUT_FILE_DATA,
1623                                   ret = ecore_mcp_nvm_write(edev, ECORE_PUT_FILE_DATA,
1624                                   addr, tmp_buf, size);
1625         kmem_free(qede->nvm_buf_start, size);
1626         //OSAL_FREE(edev, tmp_buf);
1627         cmn_err(CE_NOTE, "total size = %x, copied size = %x\n",
1628                 qede->nvm_buf_size, qede->copy_len);
1629         tmp_buf = NULL;
1630         qede->nvm_buf = NULL;
1631         qede->nvm_buf_start = NULL;
1632         ret = 0;
1633         break;
1634
1635     case QEDE_NVRAM_CMD_SET_SECURE_MODE:
1636         (void) ecore_mcp_nvm_set_secure_mode(edev, addr);
1637         ret = ecore_mcp_nvm_set_secure_mode(edev, addr);
1638         break;
1639
1640     case QEDE_NVRAM_CMD_DEL_FILE:
1641         (void) ecore_mcp_nvm_del_file(edev, addr);
1642         ret = ecore_mcp_nvm_del_file(edev, addr);

```

```

1637             break;
1638
1639     case QEDE_NVRAM_CMD_PUT_FILE_BEGIN:
1640         (void) ecore_mcp_nvm_put_file_begin(edev, addr);
1641         ret = ecore_mcp_nvm_put_file_begin(edev, addr);
1642         break;
1643
1644     case QEDE_NVRAM_CMD_GET_NVRAM_RESP:
1645         buf = kmem_zalloc(size, KM_SLEEP);
1646         (void) ecore_mcp_nvm_resp(edev, buf);
1647         ret = ecore_mcp_nvm_resp(edev, buf);
1648         (void)memcpy(data1->uabc, buf, size);
1649         kmem_free(buf, size);
1650         break;
1651
1652     default:
1653         cmn_err(CE_WARN,
1654                 "wrong command in NVRAM read/write from application\n");
1655         break;
1656     }
1657     return (DDI_SUCCESS);
1658 }
```

unchanged portion omitted