

new/usr/src/uts/i86pc/io/pcplusmp/apic_common.c

47168 Sat Mar 30 14:54:00 2019

new/usr/src/uts/i86pc/io/pcplusmp/apic_common.c

10597 would like a way to set NMI behavior at boot

Reviewed by: Robert Mustacchi <rm@joyent.com>

Reviewed by: Andy Fidzman <andy@omniosce.org>

```
1 /*
2  * CDDL HEADER START
3  *
4  * The contents of this file are subject to the terms of the
5  * Common Development and Distribution License (the "License").
6  * You may not use this file except in compliance with the License.
7  *
8  * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9  * or http://www.opensolaris.org/os/licensing.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */

22 /*
23 * Copyright (c) 2010, Oracle and/or its affiliates. All rights reserved.
24 */
25 */
26 * Copyright 2019, Joyent, Inc.
27 * Copyright 2018 Joyent, Inc.
28 * Copyright (c) 2016, 2017 by Delphix. All rights reserved.
29 */
30 /*
31 * PSMI 1.1 extensions are supported only in 2.6 and later versions.
32 * PSMI 1.2 extensions are supported only in 2.7 and later versions.
33 * PSMI 1.3 and 1.4 extensions are supported in Solaris 10.
34 * PSMI 1.5 extensions are supported in Solaris Nevada.
35 * PSMI 1.6 extensions are supported in Solaris Nevada.
36 * PSMI 1.7 extensions are supported in Solaris Nevada.
37 */
38 #define PSMI_1_7

40 #include <sys/processor.h>
41 #include <sys/time.h>
42 #include <sys/psm.h>
43 #include <sys/smp_impldefs.h>
44 #include <sys/cram.h>
45 #include <sys/acpi/acpi.h>
46 #include <sys/acpica.h>
47 #include <sys/psm_common.h>
48 #include <sys/apic.h>
49 #include <sys/pit.h>
50 #include <sys/ddi.h>
51 #include <sys/sunddi.h>
52 #include <sys/ddi_impldefs.h>
53 #include <sys/pci.h>
54 #include <sys/promif.h>
55 #include <sys/x86_archext.h>
56 #include <sys/cpc_impl.h>
57 #include <sys/uadmin.h>
58 #include <sys/panic.h>
```

1

new/usr/src/uts/i86pc/io/pcplusmp/apic_common.c

```
59 #include <sys/debug.h>
60 #include <sys/archsysm.h>
61 #include <sys/trap.h>
62 #include <sys/machsysm.h>
63 #include <sys/sysmacros.h>
64 #include <sys/cpuvar.h>
65 #include <sys/rm_platter.h>
66 #include <sys/privregs.h>
67 #include <sys/note.h>
68 #include <sys/pci_intr_lib.h>
69 #include <sys/spl.h>
70 #include <sys/clock.h>
71 #include <sys/dditypes.h>
72 #include <sys/sunddi.h>
73 #include <sys/x_call.h>
74 #include <sys/reboot.h>
75 #include <sys/hpet.h>
76 #include <sys/apic_common.h>
77 #include <sys/apic_timer.h>

79 static void apic_record_ioapic_rdt(void *intrmap_private,
80                                     ioapic_rdt_t *irdt);
81 static void apic_record_msi(void *intrmap_private, msi_regs_t *mregs);

83 /*
84  * Common routines between pcplusmp & apix (taken from apic.c).
85 */

87 int apic_clkinit(int);
88 hrttime_t apic_gettime(void);
89 void apic_send_ipi(int, int);
90 void apic_set_idlecpu(processorid_t);
91 void apic_unset_idlecpu(processorid_t);
92 void apic_shutdown(int, int);
93 void apic_preshutdown(int, int);
94 processorid_t apic_get_next_processorid(processorid_t);

96 hrttime_t apic_gettime();

98 enum apic_ioapic_method_type apix_mul_ioapic_method = APIC_MUL_IOAPIC_PCPLUSMP;

100 /* Now the ones for Dynamic Interrupt distribution */
101 int apic_enable_dynamic_migration = 0;

103 /* maximum loop count when sending Start IPIs. */
104 int apic_sipi_max_loop_count = 0x1000;

106 /*
107  * These variables are frequently accessed in apic_intr_enter(),
108  * apic_intr_exit and apic_setspl, so group them together
109 */
110 volatile uint32_t *apicadr = NULL; /* virtual addr of local APIC */
111 int apic_setspl_delay = 1; /* apic_setspl - delay enable */
112 int apic_clkvect;

114 /* vector at which error interrupts come in */
115 int apic_errvect;
116 int apic_enable_error_intr = 1;
117 int apic_error_display_delay = 100;

119 /* vector at which performance counter overflow interrupts come in */
120 int apic_cpcovf_vect;
121 int apic_enable_cpcovf_intr = 1;

123 /* vector at which CMCI interrupts come in */
124 int apic_cmci_vect;
```

2

```

new/usr/src/uts/i86pc/io/pcplusmp/apic_common.c

125 extern void cmi_cmci_trap(void);
127 lock_t apic_mode_switch_lock;
129 int apic_pir_vect;
131 /*
132 * Patchable global variables.
133 */
134 int apic_forceload = 0;
136 int apic_coarse_hrtime = 1; /* 0 - use accurate slow gethrtime() */
138 int apic_flat_model = 0; /* 0 - clustered. 1 - flat */
139 int apic_panic_on_nmi = 0;
140 int apic_panic_on_apic_error = 0;
142 int apic_verbose = 0; /* 0x1ff */
144 #ifdef DEBUG
145 int apic_debug = 0;
146 int apic_restrict_vector = 0;
148 int apic_debug_msdbuf[APIC_DEBUG_MSGBUFSIZE];
149 int apic_debug_msdbufindex = 0;
151 #endif /* DEBUG */
153 uint_t apic_nticks = 0;
154 uint_t apic_skipped_redistribute = 0;
156 uint_t last_count_read = 0;
157 lock_t apic_gethrtime_lock;
158 volatile int apic_hrtime_stamp = 0;
159 volatile hrtime_t apic_nsec_since_boot = 0;
161 static hrtime_t apic_last_hrtime = 0;
162 int apic_hrtime_error = 0;
163 int apic_remote_hrterr = 0;
164 int apic_num_nmoris = 0;
165 int apic_apic_error = 0;
166 int apic_num_apic_errors = 0;
167 int apic_num_cksum_errors = 0;
169 int apic_error = 0;
171 static int apic_cmos(ssb_set = 0;
173 /* use to make sure only one cpu handles the nmi */
174 lock_t apic_nmi_lock;
175 /* use to make sure only one cpu handles the error interrupt */
176 lock_t apic_error_lock;
178 static struct {
179     uchar_t cntl;
180     uchar_t data;
181 } aspen_bmc[] = {
182     unchanged_portion_omitted
186 /* apic NMI handler */
187 /*ARGSUSED*/
188 void
189 apic_nmi_intr(caddr_t arg, struct regs *rp)
190 {
191     nmi_action_t action = nmi_action;

```

3

```

new/usr/src/uts/i86pc/io/pcplusmp/apic_common.c

813     if (apic_shutdown_processors) {
814         apic_disable_local_apic();
815         return;
816     }
818     apic_error |= APIC_ERR_NMI;
820     if (!lock_try(&apic_nmi_lock))
821         return;
822     apic_num_nmoris++;
822     if (apic_kmdb_on_nmi && psm_debugger()) {
823         debug_enter("NMI received: entering kmdb\n");
824     } else if (apic_panic_on_nmi) {
825         /* Keep panic from entering kmdb. */
826         nonpanicdebug = 1;
827         panic("NMI received\n");
828     } else {
829         /*
830          * "nmi_action" always over-rides the older way of doing this, unless we
831          * can't actually drop into kmdb when requested.
832          */
833         if (action == NMI_ACTION_KMDB && !psm_debugger())
834             action = NMI_ACTION_UNSET;
835         if (action == NMI_ACTION_UNSET) {
836             if (apic_kmdb_on_nmi && psm_debugger())
837                 action = NMI_ACTION_KMDB;
838             else if (apic_panic_on_nmi)
839                 action = NMI_ACTION_PANIC;
840             else
841                 action = NMI_ACTION_IGNORE;
842         }
843         switch (action) {
844             case NMI_ACTION_IGNORE:
845                 /*
846                  * prom_printf is the best shot we have of something which is
847                  * problem free from high level/NMI type of interrupts
848                  */
849                 prom_printf("NMI received\n");
850                 break;
851             case NMI_ACTION_PANIC:
852                 /* Keep panic from entering kmdb. */
853                 nonpanicdebug = 1;
854                 panic("NMI received\n");
855                 break;
856             case NMI_ACTION_KMDB:
857                 default:
858                     debug_enter("NMI received: entering kmdb\n");
859                     break;
860     }
861     lock_clear(&apic_nmi_lock);
862 } unchanged_portion_omitted

```

4

```
*****  
70392 Sat Mar 30 14:54:01 2019  
new/usr/src/uts/i86pc/os/fakebop.c  
10597 would like a way to set NMI behavior at boot  
Reviewed by: Robert Mustacchi <rm@joyent.com>  
Reviewed by: Andy Fiddaman <andy@omniosce.org>  
*****  
unchanged_portion_omitted_  
2918 #define BP_MAX_STRLEN 32  
2918 /*  
2919 * Get an integer value for given boot property  
2920 * Get value for given boot property  
2921 */  
2921 int  
2922 bootprop_getval(const char *prop_name, u_longlong_t *prop_value)  
2923 {  
2924     int          boot_prop_len;  
2925     char        str[BP_MAX_STRLEN];  
2926     u_longlong_t    value;  
2928     boot_prop_len = BOP_GETPROPLEN(bootops, prop_name);  
2929     if (boot_prop_len < 0 || boot_prop_len >= sizeof(str) ||  
2930         if (boot_prop_len < 0 || boot_prop_len > sizeof(str) ||  
2931             BOP_GETPROP(bootops, prop_name, str) < 0 ||  
2931             kobj_getvalue(str, &value) == -1)  
2932         return (-1);  
2934     if (prop_value)  
2935         *prop_value = value;  
2937     return (0);  
2938 }  
2940 int  
2941 bootprop_getstr(const char *prop_name, char *buf, size_t buflen)  
2942 {  
2943     int boot_prop_len = BOP_GETPROPLEN(bootops, prop_name);  
2945     if (boot_prop_len < 0 || boot_prop_len >= buflen ||  
2946         BOP_GETPROP(bootops, prop_name, buf) < 0)  
2947         return (-1);  
2949     return (0);  
2950 }  
unchanged_portion_omitted_
```

new/usr/src/uts/i86pc/os/mlsetup.c

15349 Sat Mar 30 14:54:02 2019

new/usr/src/uts/i86pc/os/mlsetup.c

10597 would like a way to set NMI behavior at boot

Reviewed by: Robert Mustacchi <rm@joyent.com>

Reviewed by: Andy Fiddaman <andy@omniosce.org>

1 /*

2 * CDDL HEADER START

3 *

4 * The contents of this file are subject to the terms of the

5 * Common Development and Distribution License (the "License").

6 * You may not use this file except in compliance with the License.

7 *

8 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE

9 * or http://www.opensolaris.org/os/licensing.

10 * See the License for the specific language governing permissions

11 * and limitations under the License.

12 *

13 * When distributing Covered Code, include this CDDL HEADER in each

14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.

15 * If applicable, add the following below this CDDL HEADER, with the

16 * fields enclosed by brackets "[]" replaced with your own identifying

17 * information: Portions Copyright [yyyy] [name of copyright owner]

18 *

19 * CDDL HEADER END

20 */

21 */

22 * Copyright (c) 2012 Gary Mills

23 *

24 * Copyright (c) 1993, 2010, Oracle and/or its affiliates. All rights reserved.

25 * Copyright (c) 2011 by Delphix. All rights reserved.

26 * Copyright 2019, Joyent, Inc.

27 */

28 */

29 * Copyright (c) 2010, Intel Corporation.

30 * All rights reserved.

31 */

33 #include <sys/types.h>

34 #include <sys/sysmacros.h>

35 #include <sys/disp.h>

36 #include <sys/promif.h>

37 #include <sys/clock.h>

38 #include <sys/cpuvar.h>

39 #include <sys/stack.h>

40 #include <vm/as.h>

41 #include <vm/hat.h>

42 #include <sys/reboot.h>

43 #include <sys/avintr.h>

44 #include <sys/vtrace.h>

45 #include <sys/proc.h>

46 #include <sys/thread.h>

47 #include <sys/cpupart.h>

48 #include <sys/pset.h>

49 #include <sys/copyops.h>

50 #include <sys/pg.h>

51 #include <sys/disp.h>

52 #include <sys/debug.h>

53 #include <sys/sunddi.h>

54 #include <sys/x86_archext.h>

55 #include <sys/privregs.h>

56 #include <sys/machsysm.h>

57 #include <sys/ontrap.h>

58 #include <sys/bootconf.h>

1

new/usr/src/uts/i86pc/os/mlsetup.c

59 #include <sys/boot_console.h>

60 #include <sys/kdi_machimpl.h>

61 #include <sys/archsysm.h>

62 #include <sys/promif.h>

63 #include <sys/pci_cfgspace.h>

64 #include <sys/apic.h>

65 #include <sys/apic_common.h>

66 #include <sys/bootvfs.h>

67 #include <sys/tsc.h>

68 #ifdef __xpv

69 #include <sys/hypervisor.h>

70 #else

71 #include <sys/xpv_support.h>

72 #endif

74 /*

75 * some globals for patching the result of cpuid

76 * to solve problems w/ creative cpu vendors

77 */

79 extern uint32_t cpuid_feature_ecx_include;

80 extern uint32_t cpuid_feature_ecx_exclude;

81 extern uint32_t cpuid_feature_edx_include;

82 extern uint32_t cpuid_feature_edx_exclude;

84 nmi_action_t nmi_action = NMI_ACTION_UNSET;

86 /*

87 * Set console mode

88 */

89 static void

90 set_console_mode(uint8_t val)

91 {

92 struct bop_regs rp = {0};

94 rp.eax.byte.ah = 0x0;

95 rp.eax.byte.al = val;

96 rp.ebx.word.bx = 0x0;

98 BOP_DPOINT(bootops, 0x10, &rp);

99 }

102 /*

103 * Setup routine called right before main(). Interposing this function

104 * before main() allows us to call it in a machine-independent fashion.

105 */

106 void

107 mlsetup(struct regs *rp)

108 {

109 u_longlong_t prop_value;

110 char prop_str[BP_MAX_STRLEN];

111 extern struct classfuncs sys_classfuncs;

112 extern disp_t cpu0_disp;

113 extern char t0stack[];

114 extern int post_fastreboot;

115 extern uint64_t plat_dr_options;

117 ASSERT_STACK_ALIGNED();

119 /*

120 * initialize cpu_self

121 */

122 cpu[0]->cpu_self = cpu[0];

124 #if defined(__xpv)

2

```

125     /*
126      * Point at the hypervisor's virtual cpu structure
127      */
128     cpu[0]->cpu_m.mcpu_vcpu_info = &HYPERVISOR_shared_info->vcpu_info[0];
129 #endif

131     /*
132      * check if we've got special bits to clear or set
133      * when checking cpu features
134      */

136     if (bootprop_getval("cpuid_feature_ecx_include", &prop_value) != 0)
137         cpuid_feature_ecx_include = 0;
138     else
139         cpuid_feature_ecx_include = (uint32_t)prop_value;

141     if (bootprop_getval("cpuid_feature_ecx_exclude", &prop_value) != 0)
142         cpuid_feature_ecx_exclude = 0;
143     else
144         cpuid_feature_ecx_exclude = (uint32_t)prop_value;

146     if (bootprop_getval("cpuid_feature_edx_include", &prop_value) != 0)
147         cpuid_feature_edx_include = 0;
148     else
149         cpuid_feature_edx_include = (uint32_t)prop_value;

151     if (bootprop_getval("cpuid_feature_edx_exclude", &prop_value) != 0)
152         cpuid_feature_edx_exclude = 0;
153     else
154         cpuid_feature_edx_exclude = (uint32_t)prop_value;

156 #if !defined(__xpv)
157     if (bootprop_getstr("nmi", prop_str, sizeof(prop_str)) == 0) {
158         if (strcmp(prop_str, "ignore") == 0) {
159             nmi_action = NMI_ACTION_IGNORE;
160         } else if (strcmp(prop_str, "panic") == 0) {
161             nmi_action = NMI_ACTION_PANIC;
162         } else if (strcmp(prop_str, "kmdb") == 0) {
163             nmi_action = NMI_ACTION_KMDB;
164         } else {
165             prom_printf("unix: ignoring unknown nmi=%s\n",
166                         prop_str);
167         }
168     }

170     /*
171      * Check to see if KPTI has been explicitly enabled or disabled.
172      * We have to check this before init_desctbls().
173      */
174     if (bootprop_getval("kpti", &prop_value) == 0) {
175         kpti_enable = (uint64_t)(prop_value == 1);
176         prom_printf("unix: forcing kpti to %s due to boot argument\n",
177                     (kpti_enable == 1) ? "ON" : "OFF");
178     } else {
179         kpti_enable = 1;
180     }

182     if (bootprop_getval("pcid", &prop_value) == 0 && prop_value == 0) {
183         prom_printf("unix: forcing pcid to OFF due to boot argument\n");
184         x86_use_pcid = 0;
185     } else if (kpti_enable != 1) {
186         x86_use_pcid = 0;
187     }
188 #endif

190     /*

```

```

191         * Initialize idt0, gdt0, ldt0_default, ktss0 and dftss.
192         */
193     init_desctbls();

195     /*
196      * lgrp_init() and possibly cpuid_pass1() need PCI config
197      * space access
198      */
199 #if defined(__xpv)
200     if (DOMAIN_IS_INITDOMAIN(xen_info))
201         pci_cfgspace_init();
202 #else
203     pci_cfgspace_init();
204     /*
205      * Initialize the platform type from CPU 0 to ensure that
206      * determine_platform() is only ever called once.
207      */
208     determine_platform();
209 #endif

211     /*
212      * The first lightweight pass (pass0) through the cpuid data
213      * was done in locore before mlsetup was called. Do the next
214      * pass in C code.
215      *
216      * The x86_featureset is initialized here based on the capabilities
217      * of the boot CPU. Note that if we choose to support CPUs that have
218      * different feature sets (at which point we would almost certainly
219      * want to set the feature bits to correspond to the feature
220      * minimum) this value may be altered.
221      */
222     cpuid_pass1(cpu[0], x86_featureset);

224 #if !defined(__xpv)
225     if ((get_hwenv() & HW_XEN_HVM) != 0)
226         xen_hvm_init();

228     /*
229      * Before we do anything with the TSCs, we need to work around
230      * Intel erratum BT81. On some CPUs, warm reset does not
231      * clear the TSC. If we are on such a CPU, we will clear TSC ourselves
232      * here. Other CPUs will clear it when we boot them later, and the
233      * resulting skew will be handled by tsc_sync_master()/_slave();
234      * note that such skew already exists and has to be handled anyway.
235      *
236      * We do this only on metal. This same problem can occur with a
237      * hypervisor that does not happen to virtualise a TSC that starts from
238      * zero, regardless of CPU type; however, we do not expect hypervisors
239      * that do not virtualise TSC that way to handle writes to TSC
240      * correctly, either.
241      */
242     if (get_hwenv() == HW_NATIVE &&
243         cpuid_getvendor(CPU) == X86_VENDOR_Intel &&
244         cpuid_getfamily(CPU) == 6 &&
245         (cpuid_getmodel(CPU) == 0x2d || cpuid_getmodel(CPU) == 0x3e) &&
246         is_x86_feature(x86_featureset, X86FSET_TSC)) {
247         (void) wrmsr(REG_TSC, OUL);
248     }

250     /*
251      * Patch the tsc_read routine with appropriate set of instructions,
252      * depending on the processor family and architecture, to read the
253      * time-stamp counter while ensuring no out-of-order execution.
254      *
255      * Patch it while the kernel text is still writable.
256      *
257      * Note: tsc_read is not patched for intel processors whose family

```

```

257     * is >6 and for amd whose family >f (in case they don't support rdtscp
258     * instruction, unlikely). By default tsc_read will use cpuid for
259     * serialization in such cases. The following code needs to be
260     * revisited if intel processors of family >= f retains the
261     * instruction serialization nature of mfence instruction.
262     * Note: tsc_read is not patched for x86 processors which do
263     * not support "mfence". By default tsc_read will use cpuid for
264     * serialization in such cases.
265     *
266     * The Xen hypervisor does not correctly report whether rdtscp is
267     * supported or not, so we must assume that it is not.
268     */
269     if ((get_hwenv() & HW_XEN_HVM) == 0 &&
270         is_x86_feature(x86_featureset, X86FSET_TSCP))
271         patch_tsc_read(TSC_TSCP);
272     else if (cpuid_getvendor(CPU) == X86_VENDOR_AMD &&
273             cpuid_getfamily(CPU) <= 0x0f &&
274             is_x86_feature(x86_featureset, X86FSET_SSE2))
275         patch_tsc_read(TSC_RDTSC_MFENCE);
276     else if (cpuid_getvendor(CPU) == X86_VENDOR_Intel &&
277             cpuid_getfamily(CPU) <= 6 &&
278             is_x86_feature(x86_featureset, X86FSET_SSE2))
279         patch_tsc_read(TSC_RDTSC_LFENCE);

281 #endif /* !__xpv */

283 #if defined(__i386) && !defined(__xpv)
284     /*
285      * Some i386 processors do not implement the rdtsc instruction,
286      * or at least they do not implement it correctly. Patch them to
287      * return 0.
288      */
289     if (!is_x86_feature(x86_featureset, X86FSET_TSC))
290         patch_tsc_read(TSC_NONE);
291 #endif /* __i386 && !__xpv */

293 #if defined(__amd64) && !defined(__xpv)
294     patch_memops(cpuid_getvendor(CPU));
295 #endif /* __amd64 && !__xpv */

297 #if !defined(__xpv)
298     /* XXXPV what, if anything, should be dorked with here under xen? */

300     /*
301      * While we're thinking about the TSC, let's set up %cr4 so that
302      * userland can issue rdtsc, and initialize the TSC_AUX value
303      * (the cpuid) for the rdtscp instruction on appropriately
304      * capable hardware.
305      */
306     if (is_x86_feature(x86_featureset, X86FSET_TSC))
307         setcr4(getcr4() & ~CR4_TS);
309     if (is_x86_feature(x86_featureset, X86FSET_TSCP))
310         (void) wrmsr(MSR_AMD_TSCHAUX, 0);

312     /*
313      * Let's get the other %cr4 stuff while we're here. Note, we defer
314      * enabling CR4_SMAP until startup_end(); however, that's importantly
315      * before we start other CPUs. That ensures that it will be synced out
316      * to other CPUs.
317      */
318     if (is_x86_feature(x86_featureset, X86FSET_DE))
319         setcr4(getcr4() | CR4_DE);

321     if (is_x86_feature(x86_featureset, X86FSET_SMEP))
322         setcr4(getcr4() | CR4_SMEP);

```

```

323 #endif /* __xpv */

325     /*
326      * initialize t0
327      */
328     t0.t_stk = (caddr_t)rp - MINFRAME;
329     t0.t_stkbase = t0stack;
330     t0.t_pri = maxclsyppri - 3;
331     t0.t_schedflag = TS_LOAD | TS_DONT_SWAP;
332     t0.t_procp = &p0;
333     t0.t_plockp = &p0lock.pl_lock;
334     t0.t_lwp = &lwp0;
335     t0.t_forw = &t0;
336     t0.t_back = &t0;
337     t0.t_next = &t0;
338     t0.t_prev = &t0;
339     t0.t_cpu = cpu[0];
340     t0.t_disp_queue = &cpu0_disp;
341     t0.t_bind_cpu = PBIND_NONE;
342     t0.t_bind_pset = PS_NONE;
343     t0.t_bindflag = (uchar_t)default_binding_mode;
344     t0.t_cupart = &cp_default;
345     t0.t_clfuncs = &sys_classfuncs.thread;
346     t0.t_copyops = NULL;
347     THREAD_ONPROC(&t0, CPU);

349     lwp0.lwp_thread = &t0;
350     lwp0.lwp_regs = (void *)rp;
351     lwp0.lwp_procp = &p0;
352     t0.t_tid = p0.p_lwpcnt = p0.p_lwprcnt = p0.p_lwpid = 1;

354     p0.p_exec = NULL;
355     p0.p_stat = SRUN;
356     p0.p_flag = SSYS;
357     p0.p_tlist = &t0;
358     p0.p_stksize = 2*PAGESIZE;
359     p0.p_stkpageszc = 0;
360     p0.p_as = &kas;
361     p0.p_lockp = &p0lock;
362     p0.p_brkpageszc = 0;
363     p0.p_t1_lgrpид = LGRP_NONE;
364     p0.p_tr_lgrpид = LGRP_NONE;
365     psecflags_default(&p0.p_secflags);

367     sigorset(&p0.p_ignore, &ignoredefault);

369     CPU->cpu_thread = &t0;
370     bzero(&cpu0_disp, sizeof(dispt_t));
371     CPU->cpu_disp = &cpu0_disp;
372     CPU->cpu_disp->disp_cpu = CPU;
373     CPU->cpu_dispatchthread = &t0;
374     CPU->cpu_idle_thread = &t0;
375     CPU->cpu_flags = CPU_READY | CPU_RUNNING | CPU_EXISTS | CPU_ENABLE;
376     CPU->cpu_dispatch_pri = t0.t_pri;

378     CPU->cpu_id = 0;

380     CPU->cpu_pri = 12; /* initial PIL for the boot CPU */

382     /*
383      * Initialize thread/cpu microstate accounting
384      */
385     init_mstate(&t0, LMS_SYSTEM);
386     init_cpu_mstate(CPU, CMS_SYSTEM);

388     /*

```

```

389     * Initialize lists of available and active CPUs.
390     */
391     cpu_list_init(CPU);

393     pg_cpu_bootstrap(CPU);

395     /*
396      * Now that we have taken over the GDT, IDT and have initialized
397      * active CPU list it's time to inform kmdb if present.
398      */
399     if (boothowto & RB_DEBUG)
400         kdi_idt_sync();

402     if (BOP_GETPROPLEN(bootops, "efi-systab") < 0) {
403         /*
404          * In BIOS system, explicitly set console to text mode (0x3)
405          * if this is a boot post Fast Reboot, and the console is set
406          * to CONS_SCREEN_TEXT.
407          */
408         if (post_fastreboot &&
409             boot_console_type(NULL) == CONS_SCREEN_TEXT) {
410             set_console_mode(0x3);
411         }
412     }

414     /*
415      * If requested (boot -d) drop into kmdb.
416      */
417     /* This must be done after cpu_list_init() on the 64-bit kernel
418      * since taking a trap requires that we re-compute gsbase based
419      * on the cpu list.
420      */
421     if (boothowto & RB_DEBUGENTER)
422         kmdb_enter();

424     cpu_vm_data_init(CPU);

426     rp->r_fp = 0;    /* terminate kernel stack traces! */

428     prom_init("kernel", (void *)NULL);

430     /* User-set option overrides firmware value. */
431     if (bootprop_getval(PLAT_DR_OPTIONS_NAME, &prop_value) == 0) {
432         plat_dr_options = (uint64_t)prop_value;
433     }

434 #if defined(__xpv)
435     /* No support of DR operations on xpv */
436     plat_dr_options = 0;
437 #else
438     /* __xpv */
439     /* Flag PLAT_DR_FEATURE_ENABLED should only be set by DR driver. */
440 #ifndef __amd64
441     /* Only enable CPU/memory DR on 64 bits kernel. */
442     plat_dr_options &= ~PLAT_DR_FEATURE_MEMORY;
443     plat_dr_options &= ~PLAT_DR_FEATURE_CPU;
444 #endif
445 #endif
446     /* __xpv */

447     /*
448      * Get value of "plat_dr_physmax" boot option.
449      * It overrides values calculated from MSCT or SRAT table.
450      */
451     if (bootprop_getval(PLAT_DR_PHYSMAX_NAME, &prop_value) == 0) {
452         plat_dr_physmax = ((uint64_t)prop_value) >> PAGESHIFT;
453     }

```

```

455     /* Get value of boot_ncpus. */
456     if (bootprop_getval(BOOT_NCPUS_NAME, &prop_value) != 0) {
457         boot_ncpus = NCPU;
458     } else {
459         boot_ncpus = (int)prop_value;
460         if (boot_ncpus <= 0 || boot_ncpus > NCPU)
461             boot_ncpus = NCPU;
462     }

464     /*
465      * Set max_ncpus and boot_max_ncpus to boot_ncpus if platform doesn't
466      * support CPU DR operations.
467      */
468     if (plat_dr_support_cpu() == 0) {
469         max_ncpus = boot_max_ncpus = boot_ncpus;
470     } else {
471         if (bootprop_getval(PLAT_MAX_NCPUS_NAME, &prop_value) != 0) {
472             max_ncpus = NCPU;
473         } else {
474             max_ncpus = (int)prop_value;
475             if (max_ncpus <= 0 || max_ncpus > NCPU) {
476                 max_ncpus = NCPU;
477             }
478             if (boot_ncpus > max_ncpus) {
479                 boot_ncpus = max_ncpus;
480             }
481         }
482     }

483     if (bootprop_getval(BOOT_MAX_NCPUS_NAME, &prop_value) != 0) {
484         boot_max_ncpus = boot_ncpus;
485     } else {
486         boot_max_ncpus = (int)prop_value;
487         if (boot_max_ncpus <= 0 || boot_max_ncpus > NCPU) {
488             boot_max_ncpus = boot_ncpus;
489         } else if (boot_max_ncpus > max_ncpus) {
490             boot_max_ncpus = max_ncpus;
491         }
492     }

495     /*
496      * Initialize the lgrp framework
497      */
498     lgrp_init(LGRP_INIT_STAGE1);

500     if (boothowto & RB_HALT) {
501         prom_printf("unix: kernel halted by -h flag\n");
502         prom_enter_mon();
503     }

505     ASSERT_STACK_ALIGNED();

507     /*
508      * Fill out cpu_icode_info. Update microcode if necessary.
509      */
510     ucode_check(CPU);
511     cpuid_pass_icode(CPU, x86_featureset);

513     if (workaround_errata(CPU) != 0)
514         panic("critical workaround(s) missing for boot cpu");
515 }



---



unchanged_portion_omitted


```

```
new/usr/src/uts/i86pc/sys/apic_common.h
```

```
*****
```

```
6486 Sat Mar 30 14:54:02 2019
```

```
new/usr/src/uts/i86pc/sys/apic_common.h
```

```
10597 would like a way to set NMI behavior at boot
```

```
Reviewed by: Robert Mustacchi <rm@joyent.com>
```

```
Reviewed by: Andy Fidzman <andy@omniosce.org>
```

```
*****
```

```
1 /*
2  * CDDL HEADER START
3  *
4  * The contents of this file are subject to the terms of the
5  * Common Development and Distribution License (the "License").
6  * You may not use this file except in compliance with the License.
7  *
8  * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9  * or http://www.opensolaris.org/os/licensing.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */
21 */
22 * Copyright (c) 2010, Oracle and/or its affiliates. All rights reserved.
23 * Copyright (c) 2017 by Delphix. All rights reserved.
24 */
25 */
26 * Copyright 2019, Joyent, Inc.
27 * Copyright 2018 Joyent, Inc.
28 */
29 #ifndef _SYS_APIC_COMMON_H
30 #define _SYS_APIC_COMMON_H
31
32 #include <sys/psm_types.h>
33 #include <sys/avintr.h>
34 #include <sys/prvreg.h>
35 #include <sys/pci.h>
36 #include <sys/cyclic.h>
37
38 #ifdef __cplusplus
39 extern "C" {
40 #endif
41 */
42 */
43 * Functions & Variables common to pcplusmp & apix
44 */
45
46 #include <sys/psm_common.h>
47
48 /* Methods for multiple IOAPIC */
49 enum apic_iocapic_method_type {
50     APIC_MUL_IOAPIC_NONE,          /* use to disable pcplusmp fallback */
51     APIC_MUL_IOAPIC_MASK,         /* Set RT Entry Mask bit before EOI */
52     APIC_MUL_IOAPIC_DEOI,         /* Directed EOI */
53     APIC_MUL_IOAPIC_IOXAPIC,      /* IOxAPIC */
54     APIC_MUL_IOAPIC_IIR,          /* IOMMU interrupt remapping */
55     APIC_MUL_IOAPIC_PCPLUSMP      /* Fall back to old pcplusmp */
56 };
57
58 #define APIX_IS_DIRECTED_EOI(type) \
```

```
1
```

```
new/usr/src/uts/i86pc/sys/apic_common.h
```

```
59     ((type) == APIC_MUL_IOAPIC_DEOI || (type) == APIC_MUL_IOAPIC_IIR)
60 #define APIX_IS_MASK_RDT(type) \
61     ((type) == APIC_MUL_IOAPIC_NONE || (type) == APIC_MUL_IOAPIC_MASK)
62
63 extern int      apix_enable;
64 extern int      apix_loaded(void);
65 extern enum apic_iocapic_method_type apix_mul_ioapic_method;
66
67 extern int      apic_oneshot;
68 /* to allow disabling one-shot capability */
69 extern int      apic_oneshot_enable;
70
71 /* Now the ones for Dynamic Interrupt distribution */
72 extern int      apic_enable_dynamic_migration;
73
74 extern int apic_have_32bit_cr8;
75
76 extern struct psm_ops *psmops;
77
78 /*
79  * These variables are frequently accessed in apic_intr_enter(),
80  * apic_intr_exit and apic_setspl, so group them together
81  */
82 extern volatile uint32_t *apicadr;           /* virtual addr of local APIC */
83 extern uchar_t   apic_io_vectbase[MAX_IO_APIC];
84 extern uchar_t   apic_io_vectend[MAX_IO_APIC];
85 extern uchar_t   apic_io_ver[MAX_IO_APIC];
86 extern int       apic_io_max;
87 extern int       apic_nvridia_io_max;
88 extern int       apic_setspl_delay;          /* apic_setspl - delay enable */
89 extern int       apic_clkvect;
90
91 /* vector at which error interrupts come in */
92 extern int apic_errvect;
93 extern int apic_enable_error_intr;
94 extern int apic_error_display_delay;
95
96 /* vector at which performance counter overflow interrupts come in */
97 extern int apic_cpcovf_vect;
98 extern int apic_enable_cpcovf_intr;
99
100 /* vector at which CMCI interrupts come in */
101 extern int apic_cmci_vect;
102 extern int cmci_enable_cmci;
103 extern void cmci_cmci_trap(void);
104
105 extern kmutex_t cmci_cpu_setup_lock; /* protects cmci_cpu_setup_registered */
106 extern int cmci_cpu_setup_registered;
107
108 extern int      apic_forceload;
109
110 extern int      apic_coarse_hrtime; /* 0 - use accurate slow gethrtime() */
111                                         /* 1 - use gettime() for performance */
112 extern int      apic_flat_model;    /* 0 - clustered. 1 - flat */
113
114 extern int      apic_panic_on_nmi;
115 extern int      apic_panic_on_apic_error;
116
117 extern int      apic_verbose;
118
119 extern int      apic_pir_vect;
120
121 #ifdef DEBUG
122 extern int      apic_debug;
123 extern int      apic_restrict_vector;
```

```
2
```

```

125 extern int      apic_debug_msdbuf[APIC_DEBUG_MSGBUFSIZE];
126 extern int      apic_debug_msdbufindex;
128 #endif /* DEBUG */

130 extern uint_t    apic_nsec_per_intr;
131 extern uint_t    apic_nticks;
132 extern uint_t    apic_skipped_redistribute;

134 extern uint_t    last_count_read;
135 extern lock_t    apic_mode_switch_lock;
136 extern lock_t    apic_gethrttime_lock;
137 extern volatile int    apic_hrtime_stamp;
138 extern volatile hrtime_t apic_nsec_since_boot;
139 extern uint_t    apic_hertz_count;

141 extern uint64_t  apic_ticks_per_SFnsecs; /* # of ticks in SF nsecs */

143 extern int      apic_hrtime_error;
144 extern int      apic_remote_hrterr;
145 extern int      apic_num_nmoris;
146 extern int      apic_apic_error;
147 extern int      apic_num_apic_errors;
148 extern int      apic_num_cksum_errors;

150 extern int      apic_error;

152 /* use to make sure only one cpu handles the nmi */
153 extern lock_t    apic_nmi_lock;
154 /* use to make sure only one cpu handles the error interrupt */
155 extern lock_t    apic_error_lock;

157 /* Patchable global variables. */
158 extern int      apic_kmdb_on_nmi; /* 0 - no, 1 - yes enter kmdb */
159 extern uint32_t  apic_divide_reg_init; /* 0 - divide by 2 */

160 extern apic_intrmap_ops_t *apic_vt_ops;

162 #ifdef DEBUG
163 extern int      apic_break_on_cpu;
164 extern int      apic_stretch_interrupts;
165 extern int      apic_stretch_ISR; /* IPL of 3 matches nothing now */
166 #endif

168 extern cyclic_id_t apic_cyclic_id;

170 extern void apic_nmi_intr(caddr_t arg, struct regs *rp);
171 extern int      apic_clkinit();
172 extern hrtime_t apic_gettime();
173 extern hrtime_t apic_gethrtime();
174 extern int      apic_cpu_start(processorid_t cpuid, caddr_t ctx);
175 extern int      apic_cpu_stop(processorid_t cpuid, caddr_t ctx);
176 extern int      apic_cpu_add(psm_cpu_request_t *reqp);
177 extern int      apic_cpu_remove(psm_cpu_request_t *reqp);
178 extern int      apic_cpu_ops(psm_cpu_request_t *reqp);
179 extern void     apic_switch_ipi_callback(boolean_t enter);
180 extern void     apic_send_ipi(int cpu, int ipl);
181 extern void     apic_set_idlecpu(processorid_t cpun);
182 extern void     apic_unset_idlecpu(processorid_t cpun);
183 extern void     apic_shutdown(int cmd, int fcn);
184 extern void     apic_preshutdown(int cmd, int fcn);
185 extern processorid_t apic_get_next_processorid(processorid_t cpun);
186 extern uint64_t  apic_calibrate();
187 extern int      apic_get_pir_ipivect(void);
188 extern void     apic_send_pir_ipi(processorid_t);

```

```

190 extern int apic_error_intr();
191 extern void apic_cpcofv_mask_clear(void);
192 extern void apic_cmci_setup(processorid_t, boolean_t);
193 extern void apic_intrmap_init(int apic_mode);
194 extern processorid_t apic_find_cpu(int flag);
195 extern processorid_t apic_get_next_bind_cpu(void);

197 extern int      apic_support_msi;
198 extern int      apic_multi_msi_enable;
199 extern int      apic_msix_enable;

201 extern uint32_t apic_get_localapicid(uint32_t cpuid);
202 extern uchar_t  apic_get_ioapicid(uchar_t ioapicindex);

204 typedef enum nmi_action {
205     NMI_ACTION_UNSET,
206     NMI_ACTION_PANIC,
207     NMI_ACTION_IGNORE,
208     NMI_ACTION_KMDB
209 } nmi_action_t;

211 extern nmi_action_t nmi_action;

213 #ifdef __cplusplus
214 } unchanged_portion_omitted

```

new/usr/src/uts/intel/sys/bootconf.h

```
*****
7334 Sat Mar 30 14:54:03 2019
new/usr/src/uts/intel/sys/bootconf.h
10597 would like a way to set NMI behavior at boot
Reviewed by: Robert Mustacchi <rm@joyent.com>
Reviewed by: Andy Fiddaman <andy@omniosce.org>
*****
1 /*
2  * CDDL HEADER START
3  *
4  * The contents of this file are subject to the terms of the
5  * Common Development and Distribution License (the "License").
6  * You may not use this file except in compliance with the License.
7  *
8  * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9  * or http://www.opensolaris.org/os/licensing.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */
21 /*
22 * Copyright 2009 Sun Microsystems, Inc. All rights reserved.
23 * Use is subject to license terms.
24 * Copyright 2016 Nexenta Systems, Inc.
25 * Copyright 2019, Joyent, Inc.
26 */
27 */

29 #ifndef _SYS_BOOTCONF_H
30 #define _SYS_BOOTCONF_H

33 /*
34  * Boot time configuration information objects
35 */

37 #include <sys/types.h>
38 #include <sys/bootregs.h>          /* for struct bop_regs */
39 #include <sys/bootstat.h>
40 #include <sys/dirent.h>            /* for struct dirent */
41 #include <sys/memlist.h>
42 #include <sys/obpdefs.h>
43 #include <sys/varargs.h>
44 #include <net/if.h>                /* for IFNAMSIZ */

46 #ifdef __cplusplus
47 extern "C" {
48 #endif

50 #define BP_MAX_STRLEN 32

52 /*
53  * Boot property names
54 */
55 #define BP_CPU_APICID_ARRAY      "cpu_apicid_array"
56 #define BP_LGRP_SLIT_ENABLE      "lgrp_slit_enable"
57 #define BP_LGRP_SRAT_ENABLE      "lgrp_srat_enable"
58 #define BP_LGRP_MSCT_ENABLE      "lgrp_msct_enable"
59 #define BP_LGRP_TOPO_LEVELS      "lgrp_topo_levels"
```

1

new/usr/src/uts/intel/sys/bootconf.h

```
61 /*
62  * masks to hand to bsys_alloc memory allocator
63  * XXX These names shouldn't really be srmmu derived.
64 */
65 #define BO_NO_ALIGN 0x00001000

66 /* flags for BOP_EALLOC */
67 #define BOPF_X86_ALLOC_CLIENT 0x001
68 #define BOPF_X86_ALLOC_REAL 0x002
69 #define BOPF_X86_ALLOC_IDMAP 0x003
70 #define BOPF_X86_ALLOC_PHYS 0x004

71 /* return values for the newer bootops */
72 #define BOOT_SUCCESS 0
73 #define BOOT_FAILURE (-1)

74 /* top of boot scratch memory: 15 MB; multiboot loads at 16 MB */
75 #define MAGIC_PHYS 0xF00000

76 /*
77  * We pass a ptr to the space that boot has been using
78  * for its memory lists.
79 */
80 struct bsys_mem {
81     struct memlist *physinstalled; /* amt of physmem installed */
82     struct memlist *rsvdmem; /* amt of bios reserved mem */
83     struct memlist *physavail; /* amt of physmem avail for use */
84     struct memlist *virtavail; /* amt of virtmem avail for use */
85     struct memlist *pcimem; /* amt of pcimem avail for use */
86     uint_t extent; /* number of bytes in the space */
87 };
88 unchanged_portion_omitted

89 /*
90  * flags
91 */
92 #define BO_VALID 0x01 /* all information in object is valid */
93 #define BO_BUSY 0x02 /* object is busy */

94 extern struct bootobj rootfs;
95 extern struct bootobj swapfile;

96 extern char obp_bootpath[BO_MAXOBJNAME];
97 extern void *gfx_devinfo_list;

98 extern dev_t getrootdev(void);
99 extern void getfsname(char *, char *, size_t);

100 extern int loadrootmodules(void);

101 extern int strplumb(void);
102 extern int strplumb_load(void);
103 extern char *strplumb_get_netdev_path(void);

104 extern void consconfig(void);
105 extern void release_bootstrap(void);

106 extern void param_check(void);
107 extern int octet_to_hexascii(const void *, uint_t, char *, uint_t *);

108 extern int dhcpinit(void);

109 extern struct bootops *bootops;
110 extern int netboot;
111 extern int swaploaded;
```

2

```
224 extern int modrootloaded;
225 extern char kern_bootargs[];
226 extern char kern_bootfile[];
227 extern char *kobj_module_path;
228 extern char *default_path;
229 extern char *dhcack;
230 extern int dhcacklen;
231 extern char dhcifname[IFNAMSIZ];
232 extern char *netdev_path;

234 extern void bop_no_more_mem(void);

236 /*PRINTFLIKE2*/
237 extern void bop_printf(void *, const char *, ...)
238     __KPRINTFLIKE(2);
239 extern void vbop_printf(void *, const char *, va_list);

241 /*PRINTFLIKE1*/
242 extern void bop_panic(const char *, ...)
243     __KPRINTFLIKE(1) __NORETURN;
244 #pragma rarely_called(bop_panic)

246 extern void boot_prop_finish(void);

248 extern int bootprop_getval(const char *, u_longlong_t *);
249 extern int bootprop_getstr(const char *, char *, size_t);

251 /*
252  * Back door to fakebop.c to get physical memory allocated.
253  * 64 bit data types are fixed for 32 bit PAE use.
254 */
255 extern paddr_t do_bop_phys_alloc(uint64_t, uint64_t);

257 extern int do_bsys_getproplen(bootops_t *, const char *);
258 extern int do_bsys_getprop(bootops_t *, const char *, void *);
259 extern int do_bsys_getprotoype(bootops_t *, const char *);

261 #endif /* _KERNEL && !_BOOT */

263 #ifdef __cplusplus
264 }
```

unchanged_portion_omitted