

```

*****
41938 Thu Mar 14 21:19:00 2019
new/usr/src/uts/intel/pcbe/core_pcbe.c
10146 core_pcbe_event_coverage() is missing an else
Reviewed by: Andy Stormont <astormont@racktopsystems.com>
Reviewed by: Toomas Soome <tsoome@me.com>
Reviewed by: Gerg Doma <domag02@gmail.com>
Approved by: Richard Lowe <richlowe@richlowe.net>
*****
1 /*
2  * CDDL HEADER START
3  *
4  * The contents of this file are subject to the terms of the
5  * Common Development and Distribution License (the "License").
6  * You may not use this file except in compliance with the License.
7  *
8  * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9  * or http://www.opensolaris.org/os/licensing.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */
21 /*
22  * Copyright (c) 2008, 2010, Oracle and/or its affiliates. All rights reserved.
23  * Copyright 2019 Joyent, Inc.
23  * Copyright 2018 Joyent, Inc.
24 */

26 /*
27  * This file contains preset event names from the Performance Application
28  * Programming Interface v3.5 which included the following notice:
29  *
30  *           Copyright (c) 2005,6
31  *           Innovative Computing Labs
32  *           Computer Science Department,
33  *           University of Tennessee,
34  *           Knoxville, TN.
35  *           All Rights Reserved.
36  *
37  *
38  * Redistribution and use in source and binary forms, with or without
39  * modification, are permitted provided that the following conditions are met:
40  *
41  *   * Redistributions of source code must retain the above copyright notice,
42  *   * this list of conditions and the following disclaimer.
43  *   * Redistributions in binary form must reproduce the above copyright
44  *   * notice, this list of conditions and the following disclaimer in the
45  *   * documentation and/or other materials provided with the distribution.
46  *   * Neither the name of the University of Tennessee nor the names of its
47  *   * contributors may be used to endorse or promote products derived from
48  *   * this software without specific prior written permission.
49  *
50  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
51  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
52  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
53  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
54  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
55  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
56  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS

```

```

57  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
58  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
59  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
60  * POSSIBILITY OF SUCH DAMAGE.
61  *
62  *
63  * This open source software license conforms to the BSD License template.
64  */

67 /*
68  * Performance Counter Back-End for Intel processors supporting Architectural
69  * Performance Monitoring.
70  */

72 #include <sys/cpuvar.h>
73 #include <sys/param.h>
74 #include <sys/cpc_impl.h>
75 #include <sys/cpc_pcbe.h>
76 #include <sys/modctl.h>
77 #include <sys/inttypes.h>
78 #include <sys/system.h>
79 #include <sys/cmn_err.h>
80 #include <sys/x86_archext.h>
81 #include <sys/sdt.h>
82 #include <sys/archsystem.h>
83 #include <sys/privregs.h>
84 #include <sys/ddi.h>
85 #include <sys/sunddi.h>
86 #include <sys/cred.h>
87 #include <sys/policy.h>

89 #include "core_pcbe_table.h"
90 #include <core_pcbe_cpccgen.h>

92 static int core_pcbe_init(void);
93 static uint_t core_pcbe_ncounters(void);
94 static const char *core_pcbe_impl_name(void);
95 static const char *core_pcbe_cpuref(void);
96 static char *core_pcbe_list_events(uint_t picnum);
97 static char *core_pcbe_list_attrs(void);
98 static uint64_t core_pcbe_event_coverage(char *event);
99 static uint64_t core_pcbe_overflow_bitmap(void);
100 static int core_pcbe_configure(uint_t picnum, char *event, uint64_t preset,
101     uint32_t flags, uint_t nattrs, kcpc_attr_t *attrs, void **data,
102     void *token);
103 static void core_pcbe_program(void *token);
104 static void core_pcbe_allstop(void);
105 static void core_pcbe_sample(void *token);
106 static void core_pcbe_free(void *config);

108 #define FALSE    0
109 #define TRUE     1

111 /* Counter Type */
112 #define CORE_GPC    0    /* General-Purpose Counter (GPC) */
113 #define CORE_FFC    1    /* Fixed-Function Counter (FFC) */

115 /* MSR Addresses */
116 #define GPC_BASE_PMC    0x00c1 /* First GPC */
117 #define GPC_BASE_PES    0x0186 /* First GPC Event Select register */
118 #define FFC_BASE_PMC    0x0309 /* First FFC */
119 #define PERF_FIXED_CTR_CTRL    0x038d /* Used to enable/disable FFCs */
120 #define PERF_GLOBAL_STATUS    0x038e /* Overflow status register */
121 #define PERF_GLOBAL_CTRL    0x038f /* Used to enable/disable counting */
122 #define PERF_GLOBAL_OVF_CTRL    0x0390 /* Used to clear overflow status */

```

```

124 /*
125  * Processor Event Select register fields
126  */
127 #define CORE_USR      (1ULL << 16) /* Count while not in ring 0 */
128 #define CORE_OS      (1ULL << 17) /* Count while in ring 0 */
129 #define CORE_EDGE    (1ULL << 18) /* Enable edge detection */
130 #define CORE_PC      (1ULL << 19) /* Enable pin control */
131 #define CORE_INT     (1ULL << 20) /* Enable interrupt on overflow */
132 #define CORE_EN      (1ULL << 22) /* Enable counting */
133 #define CORE_INV     (1ULL << 23) /* Invert the CMASK */
134 #define CORE_ANYTHR  (1ULL << 21) /* Count event for any thread on core */

136 #define CORE_UMASK_SHIFT      8
137 #define CORE_UMASK_MASK      0xffu
138 #define CORE_CMASK_SHIFT     24
139 #define CORE_CMASK_MASK     0xffu

141 /*
142  * Fixed-function counter attributes
143  */
144 #define CORE_FFC_OS_EN  (1ULL << 0) /* Count while not in ring 0 */
145 #define CORE_FFC_USR_EN (1ULL << 1) /* Count while in ring 1 */
146 #define CORE_FFC_ANYTHR (1ULL << 2) /* Count event for any thread on core */
147 #define CORE_FFC_PMI    (1ULL << 3) /* Enable interrupt on overflow */

149 /*
150  * Number of bits for specifying each FFC's attributes in the control register
151  */
152 #define CORE_FFC_ATTR_SIZE      4

154 /*
155  * CondChgd and Ovfbuffer fields of global status and overflow control registers
156  */
157 #define CONDCHGD      (1ULL << 63)
158 #define OVFBUFFER    (1ULL << 62)
159 #define MASK_CONDCHGD_OVFBUFFER (CONDCHGD | OVFBUFFER)

161 #define ALL_STOPPED      0ULL

163 #define BITMASK_XBITS(x)      ((1ull << (x)) - 1ull)

165 /*
166  * Only the lower 32-bits can be written to in the general-purpose
167  * counters. The higher bits are extended from bit 31; all ones if
168  * bit 31 is one and all zeros otherwise.
169  *
170  * The fixed-function counters do not have this restriction.
171  */
172 #define BITS_EXTENDED_FROM_31 (BITMASK_XBITS(width_gpc) & ~BITMASK_XBITS(31))

174 #define WRMSR(msr, value)      \
175     wrmsr((msr), (value));    \
176     DTRACE_PROBE2(wrmsr, uint64_t, (msr), uint64_t, (value));

178 #define RDMSR(msr, value)      \
179     (value) = rdmsr((msr));    \
180     DTRACE_PROBE2(rdmsr, uint64_t, (msr), uint64_t, (value));

182 typedef struct core_pcbe_config {
183     uint64_t      core_rawpic;
184     uint64_t      core_ctl; /* Event Select bits */
185     uint64_t      core_pmc; /* Counter register address */
186     uint64_t      core_pes; /* Event Select register address */
187     uint_t        core_picno;
188     uint8_t       core_pictype; /* CORE_GPC or CORE_FFC */

```

```

189 } core_pcbe_config_t;
    unchanged_portion_omitted

976 static uint64_t
977 core_pcbe_event_coverage(char *event)
978 {
979     uint64_t bitmap;
980     uint64_t bitmask;
981     const struct events_table_t *n;
982     int i;

984     bitmap = 0;

986     /* Is it an event that a GPC can track? */
987     if (versionid >= 3) {
988         n = find_gpcevent(event);
989         if (n != NULL) {
990             bitmap |= (n->supported_counters &
991                 BITMASK_XBITS(num_gpc));
992         }
993     } else {
994         if (find_generic_events(event, cmn_generic_events) != NULL) {
995             bitmap |= BITMASK_XBITS(num_gpc);
996         } else if (find_generic_events(event,
997             generic_events_pic0) != NULL) {
998             if (find_generic_events(event, generic_events_pic0) != NULL) {
999                 bitmap |= 1ULL;
1000             } else if (find_gpcevent_core_uarch(event,
1001                 cmn_gpc_events_core_uarch) != NULL) {
1002                 bitmap |= BITMASK_XBITS(num_gpc);
1003             } else if (find_gpcevent_core_uarch(event, pic0_events) !=
1004                 NULL) {
1005                 bitmap |= 1ULL;
1006             } else if (find_gpcevent_core_uarch(event, pic1_events) !=
1007                 NULL) {
1008                 bitmap |= 1ULL << 1;
1009             }
1010         }
1011     }

1012     /* Check if the event can be counted in the fixed-function counters */
1013     if (num_ffc > 0) {
1014         bitmask = 1ULL << num_gpc;
1015         for (i = 0; i < num_ffc; i++) {
1016             if (strcmp(event, ffc_names[i]) == 0) {
1017                 bitmap |= bitmask;
1018             } else if (strcmp(event, ffc_genericnames[i]) == 0) {
1019                 bitmap |= bitmask;
1020             }
1021         }
1022         bitmask = bitmask << 1;
1023     }

1024     return (bitmap);
1025 }
    unchanged_portion_omitted

```