75990 Mon Jul 9 10:24:41 2018 new/usr/src/uts/common/io/usb/hcd/xhci/xhci.c Add xhci_quiesce to support fast reboot. ***** 1 /* 2 * This file and its contents are supplied under the terms of the 3 * Common Development and Distribution License ("CDDL"), version 1.0. 4 * You may only use this file in accordance with the terms of version * 1.0 of the CDDL. 5 6 7 * A full copy of the text of the CDDL should have accompanied this * source. A copy of the CDDL is also available via the Internet at 8 9 * http://www.illumos.org/license/CDDL. 10 */ 12 /* 13 * Copyright (c) 2017, Joyent, Inc. 14 * Copyright (c) 2018, Western Digital Corporation. 15 17 /* 18 * Extensible Host Controller Interface (xHCI) USB Driver 19 * 20 * The xhci driver is an HCI driver for USB that bridges the gap between client 21 * device drivers and implements the actual way that we talk to devices. The 22 * xhci specification provides access to USB 3.x capable devices, as well as all prior generations. Like other host controllers, it both provides the way to 23 24 * talk to devices and also is treated like a hub (often called the root hub). 25 * 26 * This driver is part of the USBA (USB Architecture). It implements the HCDI 27 * (host controller device interface) end of USBA. These entry points are used * by the USBA on behalf of client device drivers to access their devices. The 2.8 29 * driver also provides notifications to deal with hot plug events, which are * quite common in USB. 30 31 32 * -----33 * USB Introduction * _____ 34 35 36 * To properly understand the xhci driver and the design of the USBA HCDI * interfaces it implements, it helps to have a bit of background into how USB 37 38 * devices are structured and understand how they work at a high-level. 39 * 40 * USB devices, like PCI devices, are broken down into different classes of 41 * device. For example, with USB you have hubs, human-input devices (keyboards, 42 * mice, etc.), mass storage, etc. Every device also has a vendor and device ID. 43 Many client drivers bind to an entire class of device, for example, the hubd driver (to hubs) or scsa2usb (USB storage). However, there are other drivers 44 * 45 * that bind to explicit IDs such as usbsprl (specific USB to Serial devices). 46 47 * USB SPEEDS AND VERSIONS 48 49 * USB devices are often referred to in two different ways. One way they're * described is with the USB version that they conform to. In the wild, you're 50 51 * most likely going to see USB 1.1, 2.0, 2.1, and 3.0. However, you may also 52 see devices referred to as 'full-', 'low-', 'high-', and 'super-' speed * devices. 53 54 55 * The latter description describes the maximum theoretical speed of a given * device. For example, a super-speed device theoretically caps out around 5 56 * Gbit/s, whereas a low-speed device caps out at 1.5 Mbit/s. 57 58 * 59 * In general, each speed usually corresponds to a specific USB protocol 60 * generation. For example, all USB 3.0 devices are super-speed devices. All * 'high-speed' devices are USB 2.x devices. Full-speed devices are special in 61

1

new/usr/src/uts/common/io/usb/hcd/xhci/xhci.c

new/usr/src/uts/common/io/usb/hcd/xhci/xhci.c 62 * that they can either be USB 1.x or USB 2.x devices. Low-speed devices are 63 * only a USB 1.x thing, they did not jump the fire line to USB 2.x. 64 * 65 * USB 3.0 devices and ports generally have the wiring for both USB 2.0 and USB 66 * 3.0. When a USB 3.x device is plugged into a USB 2.0 port or hub, then it 67 * will report its version as USB 2.1, to indicate that it is actually a USB 3.x 68 * device. 69 * 70 * USB ENDPOINTS 71 * 72 * A given USB device is made up of endpoints. A request, or transfer, is made 73 * to a specific USB endpoint. These endpoints can provide different services * and have different expectations around the size of the data that'll be used 74 75 * in a given request and the periodicity of requests. Endpoints themselves are 76 * either used to make one-shot requests, for example, making requests to a mass 77 * storage device for a given sector, or for making periodic requests where you 78 * end up polling on the endpoint, for example, polling on a USB keyboard for 79 * keystrokes. 80 * 81 * Each endpoint encodes two different pieces of information: a direction and a * type. There are two different directions: IN and OUT. These refer to the 82 83 * general direction that data moves relative to the operating system. For * example, an IN transfer transfers data in to the operating system, from the 84 85 * device. An OUT transfer transfers data from the operating system, out to the 86 * device. 87 * 88 * There are four different kinds of endpoints: 89 90 BULK These transfers are large transfers of data to or from 91 * a device. The most common use for bulk transfers is for * 92 mass storage devices. Though they are often also used by 93 * network devices and more. Bulk endpoints do not have an * 94 explicit time component to them. They are always used * 95 for one-shot transfers. * 96 97 * CONTROL These transfers are used to manipulate devices 98 themselves and are used for USB protocol level * operations (whether device-specific, class-specific, or 99 100 * generic across all of USB). Unlike other transfers, 101 * control transfers are always bi-directional and use * 102 different kinds of transfers. * 103 104 * INTERRUPT Interrupt transfers are used for small transfers that * happen infrequently, but need reasonable latency. A good 105 * example of interrupt transfers is to receive input from 106 a USB keyboard. Interrupt-IN transfers are generally 107 108 polled. Meaning that a client (device driver) opens up 109 * an interrupt-IN pipe to poll on it, and receives * 110 periodic updates whenever there is information 111 * available. However, Interrupt transfers can be used as one-shot transfers both going IN and OUT. 112 113 * * TSOCHRONOUS These transfers are things that happen once per 114 115 * time-interval at a very regular rate. A good example of 116 * these transfers are for audio and video. A device may 117 * describe an interval as 10ms at which point it will read 118 * or write the next batch of data every 10ms and transform 119 it for the user. There are no one-shot Isochronous-IN transfers. There are one-shot Isochronous-OUT transfers, 120 but these are used by device drivers to always provide 121 the system with sufficient data. 122 123 124 * To find out information about the endpoints, USB devices have a series of 125 * descriptors that cover different aspects of the device. For example, there 126 * are endpoint descriptors which cover the properties of endpoints such as the

127 * maximum packet size or polling interval.

2

3

128 * 129 * Descriptors exist at all levels of USB. For example, there are general 130 * descriptors for every device. The USB device descriptor is described in 131 * usb_dev_descr(9S). Host controllers will look at these descriptors to ensure 132 * that they program the device correctly; however, they are more often used by 133 * client device drivers. There are also descriptors that exist at a class * level. For example, the hub class has a class-specific descriptor which 134 135 describes properties of the hub. That information is requested for and used 136 * by the hub driver. 137 138 * All of the different descriptors are gathered by the system and placed into a 139 * tree which USBA sometimes calls the 'Configuration Cloud'. Client device * drivers gain access to this cloud and then use them to open endpoints, which 140 * are called pipes in USBA (and some revisions of the USB specification). 141 142 143 * Each pipe gives access to a specific endpoint on the device which can be used 144 * to perform transfers of a specific type and direction. For example, a mass storage device often has three different endpoints, the default control 145 146 endpoint (which every device has), a Bulk-IN endpoint, and a Bulk-OUT endpoint. The device driver ends up with three open pipes. One to the default 147 control endpoint to configure the device, and then the other two are used to 148 149 perform I/O. 150 * These routines translate more or less directly into calls to a host 151 152 controller driver. A request to open a pipe takes an endpoint descriptor that 153 describes the properties of the pipe, and the host controller driver (this 154 driver) goes through and does any work necessary to allow the client device driver to access it. Once the pipe is open, it either makes one-shot 155 156 transfers specific to the transfer type or it starts performing a periodic 157 poll of an endpoint. 158 * 159 * All of these different actions translate into requests to the host 160 * controller. The host controller driver itself is in charge of making sure that all of the required resources for polling are allocated with a request 161 * and then proceed to give the driver's periodic callbacks. 162 163 * HUBS AND HOST CONTROLLERS 164 165 * Every device is always plugged into a hub, even if the device is itself a 166 167 * hub. This continues until we reach what we call the root-hub. The root-hub is 168 special in that it is not an actual USB hub, but is integrated into the host 169 controller and is manipulated in its own way. For example, the host controller is used to turn on and off a given port's power. This may happen 170 * over any interface, though the most common way is through PCI. 171 172 * 173 * In addition to the normal character device that exists for a host controller 174 * driver, as part of attaching, the host controller binds to an instance of the 175 hubd driver. While the root-hub is a bit of a fiction, everyone models the * root-hub as the same as any other hub that's plugged in. The hub kernel 176 177 * module doesn't know that the hub isn't a physical device that's been plugged * in. The host controller driver simulates that view by taking hub requests 178 179 that are made and translating them into corresponding requests that are understood by the host controller, for example, reading and writing to a 180 181 * memory mapped register. 182 183 * The hub driver polls for changes in device state using an Interrupt-IN request, which is the same as is done for the root-hub. This allows the host 184 controller driver to not have to know about the implementation of device hot 185 186 plug, merely react to requests from a hub, the same as if it were an external device. When the hub driver detects a change, it will go through the 187 corresponding state machine and attach or detach the corresponding client 188 189 device driver, depending if the device was inserted or removed. 190 191 * We detect the changes for the Interrupt-IN primarily based on the port state 192 * change events that are delivered to the event ring. Whenever any event is * fired, we use this to update the hub driver about _all_ ports with 193

new/usr/src/uts/common/io/usb/hcd/xhci/xhci.c

194 * outstanding events. This more closely matches how a hub is supposed to behave 195 * and leaves things less likely for the hub driver to end up without clearing a 196 * flag on a port. 197 198 * PACKET SIZES AND BURSTING 199 * 200 * A given USB endpoint has an explicit packet size and a number of packets that * can be sent per time interval. These concepts are abstracted away from client 201 202 * device drives usually, though they sometimes inform the upper bounds of what 203 * a device can perform. 204 205 * The host controller uses this information to transform arbitrary transfer * requests into USB protocol packets. One of the nice things about the host 206 * controllers is that they abstract away all of the signaling and semantics of 207 * the actual USB protocols, allowing for life to be slightly easier in the 208 209 * operating system. 210 * 211 * That said, if the host controller is not programmed correctly, these can end * up causing transaction errors and other problems in response to the data that 212 * the host controller is trying to send or receive. 213 214 * _____ 215 216 * Organization * _____ 217 218 + * The driver is made up of the following files. Many of these have their own 219 220 * theory statements to describe what they do. Here, we touch on each of the purpose of each of these files. 2.2.1 222 223 xhci command.c: This file contains the logic to issue commands to the 224 controller as well as the actual functions that the 225 other parts of the driver use to cause those commands. 226 227 xhci context.c: This file manages various data structures used by the controller to manage the controller's and device's 228 229 context data structures. See more in the xHCI Overview 230 and General Design for more information. 231 * xhci dma.c: This manages the allocation of DMA memory and DMA 232 233 attributes for controller, whether memory is for a transfer or something else. This file also deals with 234 235 all the logic of getting data in and out of DMA buffers. 236 237 xhci_endpoint.c: This manages all of the logic of handling endpoints or pipes. It deals with endpoint configuration, I/O 238 239 scheduling, timeouts, and callbacks to USBA. 240 241 xhci event.c: This manages callbacks from the hardware to the driver. 242 This covers command completion notifications and I/O 243 notifications. 244 245 xhci hub.c: This manages the virtual root-hub. It basically implements and translates all of the USB level requests 246 247 into xhci specific implements. It also contains the 248 functions to register this hub with USBA. 249 250 xhci intr.c: This manages the underlying interrupt allocation, 251 interrupt moderation, and interrupt routines. 252 * xhci_quirks.c: 253 This manages information about buggy hardware that's 254 been collected and experienced primarily from other 255 systems. 256 257 * xhci_ring.c: This manages the abstraction of a ring in xhci, which is 258 the primary of communication between the driver and the + 259 hardware, whether for the controller or a device.

4

5

260 261 262 263 264 265	* :	khci_usba.c:	This imp USBA. Th kernel f Many fur endpoint	elements all of the HCDI functions required by this is the main entry point that drivers and the trameworks will reach to start any operation. Actions here will end up in the command and to code.			
266 267 268	* :	xhci.c:	This pro performs	vides the main kernel DDI interfaces and e device initialization.			
269 270 271 272	* :	xhci.h:	This is illumos- the syst	the primary header file which defines specific data structures and constants to manage sem.			
273 274 275 276 277	* : * * * *	xhcireg.h:	This hea masks, a constant by the s	der file defines all of the register offsets, and related macros. It also contains all of the s that are used in various structures as defined apecification, such as command offsets, etc.			
278 279 280	* :	xhci_ioctl.h:	This cor private	tains a few private ioctls that are used by a debugging command. These are private.			
281 282 283 284 285	* * * *	cmd/xhci/xhci_portsc	:	This is a private utility that can be useful for debugging xhci state. It is the only consumer of xhci_ioctl.h and the private ioctls.			
286	* .						
287	* .	Overview and Sci					
289 290 291 292 293	<pre>* * * The design and structure of this driver follows from the way that the xHCI * specification tells us that we have to work with hardware. First we'll give a * rough summary of how that works, though the xHCI 1.1 specification should be * referenced when going through this. * * There are three primary parts of the hardware registers, contexts, and * rings. The registers are memory mapped registers that come in four sets, * though all are found within the first BAR. These are used to program and * control the hardware and aspects of the devices. Beyond more traditional * device programming there are two primary sets of registers that are * important:</pre>						
294 295 296 297 298 299 300							
301 302 303	*						
304 305 306 307 308 309	* * The port status and control registers are used to get and manipulate the * status of a given device. For example, turning on and off the power to it. * The Doorbell Array is used to kick off I/O operations and start the * processing of an I/O ring. *						
310 311 312 313 314 315 316	ares that represent various pieces of information exts are generally filled out by the driver and ad by the hardware. There are controller-wide hci_context.c) that are used to point to the device in the system. The primary context is se Address Array (DCBAA).						
317 318 319 320 321 322	*] * † * (* † *]	Each device in the sy the DCBAA. Slots are There are a fixed nu devices that can end the devices plugged a ports on the chassis	allocated a 'slot', which is used to index into based on issuing commands to the controller. Nots that determine the maximum number of supported in the system. Note this includes all USB device tree, not just devices plugged into				
323 324 325	*] * †	For each device, the the device. For examp	re is a c ple, what	context structure that describes properties of speed is the device, is it a hub, etc. The			

new/usr/src/uts/common/io/usb/hcd/xhci/xhci.c 6 326 * context has slots for the device and for each endpoint on the device. As 327 * endpoints are enabled, their context information which describes things like 328 \star the maximum packet size, is filled in and enabled. The mapping between these 329 * contexts look like: 330 * 331 * 332 * DCBAA 333 * +---+ Device Context 334 * Slot 0 |------>+----+ 335 * +----+ Slot Context * 336 | ... | _____ +----+ 337 * +----+ +----+ Endpoint 0 |---->| I/O Ring | 338 * | Slot n |-->| NULL | Context (Bi) +-----* 339 +----+ +----+ ----+ 340 * Endpoint 1 341 * Context (Out) 342 * _____ * 343 Endpoint 1 344 * Context (In) * 345 _____ * 346 . . . 347 _____ 348 Endpoint 15 * 349 Context (In) 350 + +----+ 351 * 352 * These contexts are always owned by the controller, though we can read them 353 * after various operations complete. Commands that toggle device state use a 354 * specific input context, which is a variant of the device context. The only 355 * difference is that it has an input context structure ahead of it to say which 356 * sections of the device context should be evaluated. 357 * 358 * Each active endpoint points us to an I/O ring, which leads us to the third 359 * main data structure that's used by the device: rings. Rings are made up of 360 * transfer request blocks (TRBs), which are joined together to form a given * transfer description (TD) which represents a single I/O request. 361 362 * 363 * These rings are used to issue I/O to individual endpoints, to issue commands 364 * to the controller, and to receive notification of changes and completions. 365 * Issued commands go on the special ring called the command ring while the 366 * change and completion notifications go on the event ring. More details are 367 * available in xhci_ring.c. Each of these structures is represented by an 368 * xhci_ring_t.

- 369 * 370 * Each ring can be made up of one or more disjoint regions of DMA; however, we 371 * only use a single one. This also impacts some additional registers and 372 * structures that exist. The event ring has an indirection table called the 373 * Event Ring Segment Table (ERST). Each entry in the table (a segment) 374 * describes a chunk of the event ring. 375 * 376 * One other thing worth calling out is the scratchpad. The scratchpad is a way 377 * for the controller to be given arbitrary memory by the OS that it can use. 378 * There are two parts to the scratchpad. The first part is an array whose 379 * entries contain pointers to the actual addresses for the pages. The second 380 * part that we allocate are the actual pages themselves. 381 * 382 * -----
- 383 * Endpoint State and Management
- 384 * -----
- 385 *
- 386 * Endpoint management is one of the key parts to the xhci driver as every
- 387 * endpoint is a pipe that a device driver uses, so they are our primary
- 388 * currency. Endpoints are enabled and disabled when the client device drivers
- 389 * open and close a pipe. When an endpoint is enabled, we have to fill in an
- 390 * endpoint's context structure with information about the endpoint. These 391 * basically tell the controller important properties which it uses to ensure

7

392 * that there is adequate bandwidth for the device.

393 *

394 * Each endpoint has its own ring as described in the previous section. We place 395 * TRBs (transfer request blocks) onto a given ring to request I/O be performed.

396 Responses are placed on the event ring, in other words, the rings associated

397 * with an endpoint are purely for producing I/O.

398

399 Endpoints have a defined state machine as described in xHCI 1.1 / 4.8.3.

400 These states generally correspond with the state of the endpoint to process

401 * I/O and handle timeouts. The driver basically follows a similar state machine

as described there. There are some deviations. For example, what they 402

- describe as 'running' we break into both the Idle and Running states below. 403
- * We also have a notion of timed out and guiescing. The following image 404



* To detect device hangs, we have an active timeout(9F) per active endpoint 437 438 * that ticks at a one second rate while we still have TRBs outstanding on an 439 endpoint. Once all outstanding TRBs have been processed, the timeout will 440 * stop itself and there will be no active checking until the endpoint has I/O 441 scheduled on it again. 442 443 There are two primary ways that things can go wrong on the endpoint. We can either have a timeout or an event that transitions the endpoint to the Halted 444 445 state. In the halted state, we need to issue explicit commands to reset the * endpoint before removing the I/O. 446 447 448 * The way we handle both a timeout and a halted condition is similar, but the * way they are triggered is different. When we detect a halted condition, we 449 450 don't immediately clean it up, and wait for the client device driver (or USBA 451 * on its behalf) to issue a pipe reset. When we detect a timeout, we 452 * immediately take action (assuming no other action is ongoing). 453 454 * In both cases, we quiesce the device, which takes care of dealing with taking 455 * the endpoint from whatever state it may be in and taking the appropriate

456 * actions based on the state machine in xHCI 1.1 / 4.8.3. The end of quiescing

457 * leaves the device stopped, which allows us to update the ring's pointer and

new/usr/src/uts/common/io/usb/hcd/xhci/xhci.c

458 * remove any TRBs that are causing problems.

459 *

460 * As part of all this, we ensure that we can only be quiescing the device from

8

461 * a given path at a time. Any requests to schedule I/O during this time will

462 * generally fail. 463 *

464 * The following image describes the state machine for the timeout logic. It * ties into the image above. 465

466 *



9

new/usr/src/uts/common/io/usb/hcd/xhci/xhci.c

525 525 527 528 529 530 531 532	* * * * * * *	The following images relate the core data structures. The primary structure in the system is the xhci_t. This is the per-controller data structure that exists for each instance of the driver. From there, each device in the system is represented by an xhci_device_t and each endpoint is represented by an khci_endpoint_t. For each client that opens a given endpoint, there is an khci_pipe_t. For each I/O related ring, there is an xhci_ring_t in the system.	m
533	*	++	
534	*	Per-Controller	
535	*	Structure	
536	*	xhci_t	
537	*		
538	*	uint_t+> Capability regs offset	
539	÷	uint_t+-> Operational regs offset	
540	*	uint_t	
542	*	which state flags t Device state flags	
543	*	xhci mirks t+-> Device mirk flags	
544	*	xhci capability t+> Controller capability structure	
545	*	xhci_dcbaa_t++	
546	*	xhci_scratchpad_t++	
547	*	xhci_command_ing_t++ v	
548	*	xhci_event_ring_t++ ++	+
549	*	xhci_usba_t++ Device Context	
550	*	++ Base Address	
551	÷	Array Structure	
552	*		
554	*	\downarrow	
555	*	build the second s	
556	*	v +	÷
557	*	++ ++	
558	*	Event Ring	
559			
555	*	Management	
560	*	Management xhci_event_ring_t v	
560 561	* * *	Management xhci_event_ring_t v bai event t t> Segment VD Santabaad (Event	+
560 561 562 563	* * * *	Management v xhci_event_ring_t v xhci_event_segment_t * -> Segment VA xhci_dma_buffer_t	+
560 561 562 563 564	* * * * *	Management v xhci_event_ring_t v xhci_event_segment_t * -> Segment VA Scratchpad (Extra xhci_dma_buffer_t xhci_ring t >> Segment DMA Buf. Controller Memory)	+
560 561 562 563 564 565	* * * * * *	Management v xhci_event_ring_t v xhci_event_segment_t * -> Segment VA xhci_dma_buffer_t xhci_ring_t -> Segment DMA Buf. xhci_scratchpad_t	+
560 561 562 563 564 565 566	* * * * * * *	Management v xhci_event_ring_t v xhci_event_segment_t * -> Segment VA xhci_idma_buffer_t xhci_ring_t xhci_ring_t Base Array KVA <-+-	+
560 561 562 563 564 565 566 567	* * * * * * * *	Management v xhci_event_ring_t v xhci_event_segment_t * -> Segment VA Scratchpad (Extra xhci_idma_buffer_t -> Segment DMA Buf. Controller Memory) xhci_ring_t scratchpad ++ Scratchpad Base Array KVA <-+-	+
560 561 562 563 564 565 566 567 568	* * * * * * * * *	Management xhci_event_ring_t v xhci_event_segment_t * -> Segment VA Scratchpad (Extra xhci_idma_buffer_t >> Segment DMA Buf. Controller Memory) xhci_ring_t + Scratchpad knci_scratchpad_t ++ Base Array KVA <-+-	+
560 561 562 563 564 565 566 567 568 568 568	* * * * * * * * * *	Management v xhci_event_ring_t v xhci_event_segment_t * -> Segment VA Scratchpad (Extra Controller Memory) xhci_ring_t xhci_ring_t -> Segment DMA Buf. Controller Memory) xhci_scratchpad_t ++ Scratchpad Base Array KVA <-+-	+
560 561 562 563 565 566 566 566 568 569 571	* * * * * * * * * * *	Management xhci_event_ring_t V xhci_event_segment_t * xhci_dma_buffer_t xhci_ring_t -> Segment VA Scratchpad (Extra Controller Memory) xhci_scratchpad_t *+ Scratchpad Base Array KVA <-+- xhci_dma_buffer_t * ++ uint64_t * Array DMA Buf. <-+- Scratchpad DMA <-+- buffer per page +	+
550 561 562 562 563 565 565 566 566 566 567 568 571 572	* * * * * * * * * * * *	Management xhci_event_ring_t v xhci_event_segment_t * -> Segment VA Scratchpad (Extra xhci_ing_t -> Segment DMA Buf. Controller Memory) xhci_ring_t + Scratchpad ++ Scratchpad Base Array KVA <-+-	+
560 561 562 563 565 565 566 566 566 567 568 571 572 572	* * * * * * * * * * * * *	Management xhci_event_ring_t Event Ring v xhci_event_segment_t * xhci_dma_buffer_t > Segment VA Scratchpad (Extra Controller Memory) xhci_ring_t > Segment DMA Buf. Controller Memory) **+ Scratchpad * *+ Scratchpad DMA <-+-	+
5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	* * * * * * * * * * * * * *	Management xhci_event_ring_t v khci_event_segment_t * xhci_dma_buffer_t > Segment VA Scratchpad (Extra Controller Memory) xhci_ring_t ************************************	+
5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	* * * * * * * * * * * * * * *	Management xhci_event_ring_t v xhci_event_segment_t * xhci_dma_buffer_t > Segment VA Scratchpad (Extra Controller Memory) xhci_scratchpad ************************************	++ +
5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	* * * * * * * * * * * * * * * *	Management xhci_event_ring_t V xhci_event_segment_t * xhci_dma_buffer_t xhci_idma_buffer_t	+ + +
55555555555555555555555555555555555555	* * * * * * * * * * * * * * * * *	Management xhci_event_ring_t Event Ring v xhci_event_segment_t * xhci_dma_buffer_t > Segment VA Scratchpad (Extra Controller Memory) xhci_ring_t ************************************	+ + +
55555555555555555555555555555555555555	* * * * * * * * * * * * * * * * * * *	Management xhci_event_ring_t Event Ring v xhci_event_segment_t * xhci_dma_buffer_t -> Segment VA Scratchpad (Extra Controller Memory) xhci_ring_t **+ Scratchpad ** **+ Scratchpad ** **+ Scratchpad ** **+ Scratchpad ** **+ Scratchpad DMA <-+-	+ + + + + + + + +
55555555555555555555555555555555555555	* * * * * * * * * * * * * * * * * * * *	Management xhci_event_ring_t v xhci_event_segment_t * xhci_dma_buffer_t xhci_ing_t xhci_ring_t *+ Scratchpad *+ Scratchpad DMA <-+- uint64_t *	+ + + + + + + + + + + + + + + + + + + +
55555555555555555555555555555555555555	* * * * * * * * * * * * * * * * * * * *	Management xhci_event_ring_t V xhci_event_segment_t * xhci_dma_buffer_t xhci_ing_t t++ Scratchpad t++ Scratchpad DMA <-+-	++ +
55555555555555555555555555555555555555	* * * * * * * * * * * * * * * * * * * *	Management xhci_event_ring_t Event Ring v xhci_dna_buffer_t > Segment VA Scratchpad (Extra Controller Memory) xhci_ring_t ************************************	++ +
55555555555555555555555555555555555555	* * * * * * * * * * * * * * * * * * * *	Management xhci_event_ring_t Event Ring v xhci_dma_buffer_t -> Segment VA Scratchpad (Extra Controller Memory) xhci_ring_t **+ Scratchpad ** **+ Scratchpad DMA suf. <-+- whci_dma_buffer_t *	++ +
) 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	* * * * * * * * * * * * * * * * * * * *	Management xhci_event_ring_t Event Ring v xhci_dma_buffer_t > Segment VA Scratchpad (Extra Controller Memory) xhci_scratchpad ************************************	++ +
) 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	* * * * * * * * * * * * * * * * * * * *	Management xhci_event_ring_t v khci_event_segment_t * xhci_dma_buffer_t xhci_ing_t t++ Scratchpad knci_command_ring_t Scratchpad DMA Suf. theory DMA Buf. theory DMA Buf.	++ +++
560 561 562 563 566 566 566 571 573 577 577 577 577 577 578 581 582 584 585 588 588 588	* * * * * * * * * * * * * * * * * * * *	Management xhci_event_ring_t Event Ring total_event_segment_t * xhci_dma_buffer_t -> Segment VA -> Segment VA Scratchpad Scratchpad (Extra Controller Memory) xhci_scratchpad_t ************************************	++ +++
560 561 562 563 564 565 566 570 571 575 577 577 577 577 577 577 577 577	* * * * * * * * * * * * * * * * * * * *	Management xhci_event_ring_t Event Ring v xhci_dma_buffer_t > Segment VA Scratchpad (Extra Controller Memory) xhci_ring_t **+ Scratchpad **	++ +++
560 561 563 564 565 567 572 5773 5775 5778 5779 5881 5882 5883 5885 5887 5883 5885 5887 5883	* * * * * * * * * * * * * * * * * * * *	Management xhci_event_ring_t v xhci_event_segment_t * xhci_dma_buffer_t > Segment VA xhci_ring_t -> Segment DMA Buf. **+ Scratchpad **+ Scratchpad **+ Scratchpad **+ Scratchpad **+ Scratchpad **+ Scratchpad **+ Scratchpad DMA -+ **+ Scratchpad DMA -++ **	++ ++

590 * usb_intr_req_t -+-> Interrupt polling request uint32_t -+-> Interrupt polling device mask list_t -+-> Pipe List (Active Users) list_t -+-> Pipe List (Active Users) 591 * 592 * 593 * list_t 594 * +----+ 595 * 596 * v 597 * +----+ +----+ 598 * USB Device USB Device USB Device xhci_device_t |---->| USB Device |--> ... 599 * xhci_device_t * 600 usb_port_t usb_port_t --+-> USB Port plugged into uint8_t --+-> Slot Number boolean_t --+-> VSBA Device State usba_device_t * --+-> USBA Device State xhci_dma_buffer_t --+-> Input Context KVA xhci_slot_contex_t * --+-> Input Slot Context KVA 601 * 602 * 603 * 604 * 605 * 606 * 607 * 608 * xhci_endpoint_context_t *[] --+-> Input Endpoint Context KVA 609 * xhci_dma_buffer_t --+-> Output Context DMA Buffer xhci_slot_context_t * --+-> Output Slot Context KVA 610 * 611 * xhci_endpoint_context_t *[] --+-> Output Endpoint Context KVA 612 * 613 * 614 * 615 * 616 * +----+ 617 * Endpoint Data 618 * xhci_endpoint_t xhci_endpoint_t 619 * +----+ int --+-> Endpoint Number int --+-> Endpoint Type xhci_endpoint_state_t --+-> Endpoint State timeout_id_t --+-> Endpoint Timeout State 620 * 621 * 622 * 623 * 624 * usba_pipe_handle_data_t * --+-> USBA Client Handle 625 * xhci_ring_t -++> Endpoint I/O Ring ----->----+ list_t -++> Transfer List -----+ 626 * list t 627 * +----+ 628 * v 629 * +----+ 630 * Transfer Structure |-----> Transfer Structure |-> ... 631 * xhci_transfer_t xhci_transfer_t 632 * +-----633 * xhci_dma_buffer_t --+-> I/O DMA Buffer xhcl_dma_buller_t --+ > 1/0 bit Surret uint_t --+-> Number of TRBs uint_t --+-> Short transfer data uint_t --+-> Timeout seconds remaining usb_cr_t --+-> USB Transfer return value boolean_t --+-> Data direction xhci_trb_t * --+-> Host-order transfer requests for I/0 bit transfer t * -+> Jacchronous only response data 634 * 635 * 636 * 637 * 638 * 639 * 640 * usb_isoc_pkt_descr_t * -+-> Isochronous only response data 641 * usb_opaque_t --+-> USBA Request Handle 642 * +----+ 643 * 644 * -----645 * Lock Ordering 646 * -----647 * 648 * There are three different tiers of locks that exist in the driver. First, 649 * there is a lock for each controller: xhci_t`xhci_lock. This protects all the 650 * data for that instance of the controller. If there are multiple instances of $651\;$ * the xHCI controller in the system, each one is independent and protected 652 * separately. The two do not share any data. 653 * 654 * From there, there are two other, specific locks in the system: 655 *

10

11

656 * o xhci_command_ring_t`xcr_lock 657 * o xhci_device_t`xd_imtx 658 * 659 * There is only one xcr_lock per controller, like the xhci_lock. It protects 660 * the state of the command ring. However, there is on xd_imtx per device. 661 * Recall that each device is scoped to a given controller. This protects the 662 * input slot context for a given device. 663 * 664 * There are a few important rules to keep in mind here that are true 665 * universally throughout the driver: 666 667 * 1) Always grab the xhci_t`xhci_lock, before grabbing any of the other locks. * 2) A given xhci_device_t`xd_imtx, must be taken before grabbing the 668 xhci_command_ring_t`xcr_lock. 669 670 * 3) A given thread can only hold one of the given xhci_device_t`xd_imtx locks 671 * at a given time. In other words, we should never be manipulating the input 672 * context of two different devices at once. * 4) It is safe to hold the xhci_device_t'xd_imtx while tearing down the 673 674 * endpoint timer. Conversely, the endpoint specific logic should never enter 675 * this lock. 676 677 * -----678 * Relationship to EHCI 679 * _____ 680 + 681 * On some Intel chipsets, a given physical port on the system may be routed to 682 * one of the EHCI or xHCI controllers. This association can be dynamically * changed by writing to platform specific registers as handled by the quirk 683 684 * logic in xhci_quirk.c. 685 * 686 * As these ports may support USB 3.x speeds, we always route all such ports to 687 * the xHCI controller, when supported. In addition, to minimize disruptions 688 * from devices being enumerated and attached to the EHCI driver and then 689 * disappearing, we generally attempt to load the xHCI controller before the * EHCI controller. This logic is not done in the driver; however, it is done in 690 * other parts of the kernel like in uts/common/io/consconfig dacf.c in the 691 * function consconfig_load_drivres(). 692 693 * 694 * -----695 * Future Work 696 * _____ 697 698 * The primary future work in this driver spans two different, but related 699 * areas. The first area is around controller resets and how they tie into FM. 700 * Presently, we do not have a good way to handle controllers coming and going 701 * in the broader USB stack or properly reconfigure the device after a reset. 702 * Secondly, we don't handle the suspend and resume of devices and drivers. 703 */ 705 #include <sys/param.h> 706 #include <sys/modctl.h> 707 #include <sys/conf.h> 708 #include <sys/devops.h> 709 #include <sys/ddi.h> 710 #include <sys/sunddi.h> 711 #include <sys/cmn_err.h> 712 #include <svs/ddifm.h> 713 #include <sys/pci.h> 714 #include <svs/class.h> 715 #include <sys/policy.h> 717 #include <sys/usb/hcd/xhci/xhci.h> 718 #include <sys/usb/hcd/xhci/xhci_ioctl.h> 720 /* 721 * We want to use the first BAR to access its registers. The regs[] array is

new/usr/src/uts/common/io/usb/hcd/xhci/xhci.c

722 * ordered based on the rules for the PCI supplement to IEEE 1275. So regs[1]

12

723 * will always be the first BAR. 724 */ 725 #define XHCI REG NUMBER 1 727 /* 728 * This task queue exists as a global taskq that is used for resetting the 729 * device in the face of FM or runtime errors. Each instance of the device 730 * (xhci_t) happens to have a single taskq_dispatch_ent already allocated so we 731 * know that we should always be able to dispatch such an event. 732 */ 733 static taskq_t *xhci_taskq; 735 / 3 736 * Global soft state for per-instance data. Note that we must use the soft state 737 * routines and cannot use the ddi set driver private() routines. The USB 738 * framework presumes that it can use the dip's private data. 739 */ 740 void *xhci_soft_state; 742 /* 743 * This is the time in us that we wait after a controller resets before we 744 * consider reading any register. There are some controllers that want at least 745 * 1 ms, therefore we default to 10 ms. 746 */ 747 clock_t xhci_reset_delay = 10000; 749 void 750 xhci_error(xhci_t *xhcip, const char *fmt, ...) 751 { 752 va_list ap; 754 va start(ap, fmt); 755 if (xhcip != NULL && xhcip->xhci_dip != NULL) { 756 vdev_err(xhcip->xhci_dip, CE_WARN, fmt, ap); 757 else { 758 vcmn_err(CE_WARN, fmt, ap); 759 760 va_end(ap); 761 } _unchanged_portion_omitted_ 1011 int 1012 xhci_check_regs_acc(xhci_t *xhcip) 1013 { 1014 ddi fm error t de; 1016 /* * Treat cases where we can't check as fine so we can treat the code 1017 1016 * Treat the case where we can't check as fine so we can treat the code 1018 * more simply. 1019 * / if (quiesce_active || !DDI_FM_ACC_ERR_CAP(xhcip->xhci_fm_caps)) 1020 1019 if (!DDI_FM_ACC_ERR_CAP(xhcip->xhci_fm_caps)) return (DDI FM OK); 1021 1023 ddi_fm_acc_err_get(xhcip->xhci_regs_handle, &de, DDI_FME_VERSION); 1024 ddi_fm_acc_err_clear(xhcip->xhci_regs_handle, DDI_FME_VERSION); 1025 return (de.fme_status); 1026 } unchanged portion omitted 1975 /* QUIESCE(9E) to support fast reboot */ 1976 int

1977 xhci_quiesce(dev_info_t *dip)

1978 {

new/usr/src/uts/common/io/usb/hcd/xhci/xhci.c					
1979	<pre>xhci_t *xhcip;</pre>				
1981	<pre>xhcip = ddi_get_soft_state(xhci_soft_state, ddi_get_instance(dip));</pre>				
1983 1984 1985	<pre>return (xhci_controller_stop(xhcip) == 0 &&</pre>				
1987 1988 1989	<pre>static int xhci_attach(dev_info_t *dip, ddi_attach_cmd_t cmd) { int rot_ingtrouto; }</pre>				
1990	xhci_t *xhcip;				
1993 1994	<pre>if (cmd != DDI_ATTACH)</pre>				
1996 1997 1998 1999 2000	<pre>inst = ddi_get_instance(dip); if (ddi_soft_state_zalloc(xhci_soft_state, inst) != 0)</pre>				
2002 2003 2004 2005	<pre>xhcip->xhci_regs_capoff = PCI_EINVAL32; xhcip->xhci_regs_operoff = PCI_EINVAL32; xhcip->xhci_regs_runoff = PCI_EINVAL32; xhcip->xhci_regs_dooroff = PCI_EINVAL32;</pre>				
2007 2008	<pre>xhci_fm_init(xhcip); xhcip->xhci_seq = XHCI_ATTACH_FM;</pre>				
2010 2011 2012 2013 2014 2015 2016 2017	<pre>if (pci_config_setup(xhcip->xhci_dip, &xhcip->xhci_cfg_handle) != DDI_SUCCESS) { goto err; } xhcip->xhci_seq = XHCI_ATTACH_PCI_CONFIG; xhcip->xhci_vendor_id = pci_config_get16(xhcip->xhci_cfg_handle, PCI_CONF_VENID); xhcip->xhci_device_id = pci_config_get16(xhcip->xhci_cfg_handle, pcu_config_get16(xhcip->xhci_cfg_handle, pcu_config_get16(xhcip-xhci_cfg_handle,</pre>				
2020 2021 2022	<pre>if (xhci_regs_map(xhcip) == B_FALSE) { goto err; }</pre>				
2024	<pre>xhcip->xhci_seq = XHCI_ATTACH_REGS_MAP;</pre>				
2026 2027	<pre>if (xhci_regs_init(xhcip) == B_FALSE) goto err;</pre>				
2029 2030	<pre>if (xhci_read_params(xhcip) == B_FALSE) goto err;</pre>				
2032 2033	<pre>if (xhci_identify(xhcip) == B_FALSE) goto err;</pre>				
2035 2036 2037	<pre>if (xhci_alloc_intrs(xhcip) == B_FALSE) goto err; xhcip->xhci_seq = XHCI_ATTACH_INTR_ALLOC;</pre>				
2039 2040 2041	<pre>if (xhci_add_intr_handler(xhcip) == B_FALSE) goto err; xhcip->xhci_seq = XHCI_ATTACH_INTR_ADD;</pre>				
2043 2044	<pre>mutex_init(&xhcip->xhci_lock, NULL, MUTEX_DRIVER,</pre>				

<pre>2045 cv_init(&xhcip->xhci_statecv, NULL, CV_DRIVER, NULL); 2046 xhcip->xhci_seq = XHCI_ATTACH_SYNCH; 2048 if (xhci_port_count(xhcip) == B_FALSE) 2049 goto err; 2051 if (xhci_controller_takeover(xhcip) == B_FALSE) 2052 goto err;</pre>
2048if (xhci_port_count(xhcip) == B_FALSE)2049goto err;2051if (xhci_controller_takeover(xhcip) == B_FALSE)2052goto err;
2051 if (xhci_controller_takeover(xhcip) == B_FALSE) 2052 goto err;
<pre>2054 /* 2055 * We don't enable interrupts until after we take over the controller 2056 * from the BIOS. We've observed cases where this can cause spurious 2057 * interrupts. 2058 */ 2059 if (xhci_ddi_intr_enable(xhcip) == B_FALSE) 2060 goto err; 2061 xhcip->xhci_seq = XHCI_ATTACH_INTR_ENABLE;</pre>
<pre>2063 if ((ret = xhci_controller_stop(xhcip)) != 0) { 2064 xhci_error(xhcip, "failed to stop controller: %s", 2065 ret == EIO ? "encountered FM register error" : 2066 "timed out while waiting for controller"); 2067 goto err; 2068 }</pre>
<pre>2070 if ((ret = xhci_controller_reset(xhcip)) != 0) { 2071 xhci_error(xhcip, "failed to reset controller: %s", 2072 ret == EIO ? "encountered FM register error" : 2073 "timed out while waiting for controller"); 2074 goto err; 2075 }</pre>
<pre>2077 if ((ret = xhci_controller_configure(xhcip)) != 0) { 2078 xhci_error(xhcip, "failed to configure controller: %d", ret); 2079 goto err; 2080 }</pre>
<pre>2082 /* 2083 * Some systems support having ports routed to both an ehci and xhci 2084 * controller. If we support it and the user hasn't requested otherwise 2085 * via a driver.conf tuning, we reroute it now. 2086 */ 2087 route = ddi_prop_get_int(DDI_DEV_T_ANY, xhcip->xhci_dip, 2088 DDI_PROP_DONTPASS, "xhci-reroute", XHCI_PROP_REROUTE_DEFAULT); 2089 if (route != XHCI_PROP_REROUTE_DISABLE && 2090 (xhcip->xhci_quirks & XHCI_QUIRK_INTC_EHCI)) 2091 (void) xhci_reroute_intel(xhcip);</pre>
<pre>2093 if ((ret = xhci_controller_start(xhcip)) != 0) { 2094 xhci_log(xhcip, "failed to reset controller: %s", 2095 ret == EIO ? "encountered FM register error" : 2096 "timed out while waiting for controller"); 2097 goto err; 2098 } 2099 xhcip->xhci_seq = XHCI_ATTACH_STARTED;</pre>
<pre>2101 /* 2102 * Finally, register ourselves with the USB framework itself. 2103 */ 2104 if ((ret = xhci_hcd_init(xhcip)) != 0) { 2105</pre>
<pre>2108 xhcip->xhci_seq = XHCI_ATTACH_USBA; 2110 if ((ret = xhci_root_hub_init(xhcip)) != 0) {</pre>

15

2111	<pre>xhci_error(xhcip,</pre>	"failed to	load	the	root	hub	driver");	
2112	goto err;							

2116 return (DDI_SUCCESS);

2118 err:

2119	(void)	xhci_cleanup(xhcip);
2120	return	(DDI_FAILURE);
2121 }		

_____unchanged_portion_omitted_

2187 static struct dev_ops xhci_dev_ops = {

2188	DEVO_REV,	/*	devo_rev */
2189	Ο,	/*	devo_refcnt */
2190	xhci_getinfo,	/*	devo_getinfo */
2191	nulldev,	/*	devo_identify */
2192	nulldev,	/*	devo_probe */
2193	xhci_attach,	/*	devo_attach */
2194	xhci_detach,	/*	devo_detach */
2195	nodev,	/*	devo_reset */
2196	&xhci_cb_ops,	/*	devo_cb_ops */
2197	&usba_hubdi_busops,	/*	devo_bus_ops */
2198	usba_hubdi_root_hub_power,	/*	devo_power */
2199	xhci_quiesce	/*	devo_quiesce */
2186	ddi_quiesce_not_supported	/*	devo_quiesce */
2200 };			

_____unchanged_portion_omitted_